863C ]Y^Y
1eWecd " ! #_V'(
Cologne
Chip
Contents
Features........................................................................................................................................................6
1 General description............................................................................................................................6
1.1 Block diagram..................................................................................................................................7
1.2 Applications.....................................................................................................................................7
1.3 Processor interface modes ...............................................................................................................8
2 Pin description....................................................................................................................................9
2.1 S/T interface transmit signals..........................................................................................................9
2.2 S/T interface receive signals............................................................................................................9
2.3 PCM bus interface signals.............................................................................................................10
2.4 Processor interface signals.............................................................................................................10
2.5 Miscellaneous pins.........................................................................................................................11
2.6 Oscillator........................................................................................................................................11
2.7 Power supply..................................................................................................................................11
3 Functional description.....................................................................................................................12
3.1 Microprocessor interface...............................................................................................................12
3.1.1 Register access......................................................................................................................12
3.2 FIFOs .............................................................................................................................................13
3.2.1 FIFO channel operation.........................................................................................................14
3.2.1.1 Send channels (B1, B2, D and PCM transmit).................................................................15
3.2.1.2 Automatically D-channel frame repetition.......................................................................15
3.2.1.3 FIFO full condition in send channels................................................................................16
3.2.1.4 Receive Channels (B1, B2, D and PCM receive).............................................................16
3.2.1.5 FIFO full condition in receive channels ...........................................................................17
3.2.2 FIFO initialization.................................................................................................................18
3.2.3 FIFO reset..............................................................................................................................18
3.3 Transparent mode of HFC-S mini..................................................................................................19
3.4 Correspondency between FIFOs, CHANNELs and SLOTs..........................................................20
3.5 Subchannel Processing ..................................................................................................................25
3.6 PCM Interface Function.................................................................................................................26
3.7 Configuring test loops....................................................................................................................28
4 Register description .........................................................................................................................29
4.1 Register reference list....................................................................................................................29
4.1.1 Registers by address..............................................................................................................29
4.1.2 Registers by name .................................................................................................................30
4.2 FIFO, interrupt, status and control registers..................................................................................31
4.3 PCM/GCI/IOM2 bus section registers...........................................................................................39
4.4 S/T section registers.......................................................................................................................43
5 Electrical characteristics .................................................................................................................47
6 Timing characteristics .....................................................................................................................50
6.1 Microprocessor access...................................................................................................................50
6.1.1 Register read access in de-multiplexed Motorola mode (mode 2)........................................50
6.1.2 Register write access in de-multiplexed Motorola mode (mode 2) ......................................51
6.1.3 Register read access in de-multiplexed Intel mode (mode 3) ...............................................52
6.1.4 Register write access in de-multiplexed Intel mode (mode 3)..............................................53