MC6802

Microprocessor With Clock and Optional RAM


The MC6802 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the present MC6800 plus an internal clock oscillator and driver on the same chip. In addition, the MC6802 has 128 bytes of on-board RAM located at hex addresses \$0000 to \$007F. The first 32 bytes of RAM, at hex addresses \$0000 to \$001F, may be retained in a low power mode by utilizing VCC standby; thus, facilitating memory retention during a power-down situation.

The MC6802 is completely software compatible with the MC6800 as well as the entire M6800 family of parts. Hence, the MC6802 is expandable to 64K words.

- On-Chip Clock Circuit
- 128×8 Bit On-Chip RAM
- 32 Bytes of RAM are Retainable
- Software-Compatible with the MC6800
- Expandable to 64K Words
- Standard TTL-Compatible Inputs and Outputs
- 8-Bit Word Size
- 16-Bit Memory Addressing
- Interrupt Capability

eet.Suppo

TYPICAL MICROCOMPUTER



This block diagram shows a typical cost effective microcomputer. The MPU is the center of the microcomputer system and is shown in a minimum system interfacing with a ROM combination chip. It is not intended that this system be limited to this function but that it be expandable with other parts in the M6800 Microcomputer family.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltage	Vin	-0.3 to +7.0	V
Operating Temperature Range MC6802, MC680A02, MC680B02 MC6802C, MC680A02C	TA	0 to +70 -40 to +85	°C
Storage Temperature Range	T _{sta}	-55 to +150	°C

This input contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Average Thermal Resistance (Junction to Ambient)			
Plastic	AL^{θ}	100	_°C/W

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_{\mathbf{J}} = T_{\mathbf{A}} + (P_{\mathbf{D}} \cdot \theta_{\mathbf{J}} \mathbf{A}) \tag{1}$$

where:

 Ambient Temperature, °C T_A

= Package Thermal Resistance, Junction-to-Ambient, °C/W θ JA

 $\tilde{P_D}$

PINT

= PINT+PPORT = I_{CC} × V_{CC}, Watts — Chip Internal Power = Port Power Dissipation, Watts — User Determined

For most applications PPORT PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between P_D and T_J (if P_{PORT} is neglected) is: $P_D = K \div (T_J + 273^{\circ}C)$

(2)

Solving equations (1) and (2) for K gives: $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_J A \cdot P_D^2$ (3) where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at

equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

DC ELECTRICAL CHARACTERISTICS $(V_{DD} = +5.0 \text{ Vdc} \pm 0.5\%, V_{SS} = 0, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted})$

Characteristic		Symbol	Min	Тур	Max	Unit
Input High Voltage	Logic, EXTAL RESET	VIH	V _{SS} + 2.0 V _{SS} + 4.0	_	20, 20,	٧
Input Low Voltage	Logic, EXTAL, RESET	VIL	V _{SS} - 0.3	_	V _{SS} +0.8	٧
Input Leakage Current (Vin = 0 to 5.25 V, VDD = r	nax) Logic	lin	_	1.0	2.5	μА
Output High Voltage (I _{LOad} = -205 μA, V _{CC} = min) (I _{LOad} = -145 μA, V _{CC} = min) (I _{LOad} = -100 μA, V _{CC} = min)	D0-D7 A0-A15, R/W, VMA, E BA	∨он ∮	V _{SS} +2.4 V _{SS} +2.4 V _{SS} +2.4	=		٧
Output Low Voltage (ILoad = 1.6 mA, VCC = min)		Vol	_	-	VSS + 0.4	v
Internal Power Dissipation (Measured at TA = 0°C	C)	PINT	_	0.750	1.0	· W
V _{DD} Standby	Power Down Power Up	V _{SBB} V _{SB}	4.0 4.75	=	5.25 5.25	٧
Standby Current		ISBB	_	_	8.0	mA
Capacitance # $(V_{in} = 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$	D0-D7 Logic Inputs <u>, E</u> XTAL A0-A15, R/W, VMA	C _{in} C _{out}	=	10 6.5	12.5 10 12	рF

^{*}In power-down mode, maximum power dissipation is less than 42 mW. #Capacitances are periodically sampled rather than 100% tested.

CONTROL TIMING (V_{CC} = 5.0 V \pm 5%, V_{SS} = 0, T_A = T_L to T_H), unless otherwise noted)


	0	MC	6802	MC6	8A02	MC6	Unit	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Frequency of Operation	fo	0.1	1.0	0.1	1.5	0.1	2.0	MHz
Crystal Frequency	fXTAL	1.0	4.0	1.0	6.0	1.0	8.0	MHz
External Oscillator Frequency	4xf _o	0.4	4.0	0.4	6.0	0.4	8.0	MHz
Crystal Oscillator Start Up Time	t _{rc}	100	_	100	—	100	_	ms
Processor Controls (HALT, MR, RE, RESET, IRQ NMI) Processor Control Setup Time Processor Control Rise and Fall Time (Does Not Apply to RESET)	tPCS tPCr, tPCf	200	100	140	_ 100	110	_ 100	ns

BUS TIMING CHARACTERISTICS

ldent.		S	MC	5802	MC6	8A02	MC6	8802	Unit
Number	Characteristic	Symbol	Min	Max	Min	Max	Min	Max	
1	Cycle Time	t _{cyc}	1.0	10	0.667	10	0.5	10	μs
2	Pulse Width, E Low	PWEL	450	5000	280	5000	210	5000	ns
3	Pulse Width, E High	PWEH	450	9500	280	9700	220	9700	ns
4	Clock Rise and Fall Time	t _r , t _f	-	25		25		25	ns
9	Address Hold Time*	tAH	20	_	20		20	_	ns
12	Non-Muxed Address Valid Time to E (see Note 4)	tAV1 tAV2	160 —	 270	100 —	=	50 —	=	ns
17	Read Data Setup Time	tDSR	100	_	70		60		ns
18	Read Data Hold Time	tDHR	10	l –	10	<u> </u>	10	_	ns
19	Write Data Delay Time	tDDW		225		170		160	ns
21	Write Data Hold Time*	tDHW	30	Ī. <u> </u>	20		20		ns
29	Usable Access Time (see Note 4)	tACC	535	l –	335		235	<u> </u>	ns

^{*}Address and data hold times are periodically tested rather than 100% tested.

FIGURE 2 - BUS TIMING



NOTES:

- New York 1. Voltage levels shown are V_L≤0.4 V, V_H≥2.4 V, unless otherwise specified.

 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise noted.

 3. Usable access time is computed by: 12+3+4-17.

- Osable access time is computed by: 12+3+4-17.
 If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A and B parts (MC68A02, MC68B02). On-board RAM can be used for data storage with all parts.
- 5. All electrical and control characteristics are referenced from: $T_L = 0^{\circ}C$ minimum and $T_H = 70^{\circ}C$ maximum.




FIGURE 4 — TYPICAL DATA BUS OUTPUT DELAY versus CAPACITIVE LOADING




FIGURE 5 — TYPICAL READ/WRITE, VMA AND ADDRESS OUTPUT DELAY versus CAPACITIVE LOADING





FIGURE 6 - EXPANDED BLOCK DIAGRAM



MPU REGISTERS

A general block diagram of the MC6802 is shown in Figure 1. As shown, the number and configuration of the registers are the same as for the MC6800. The 128 × 8-bit RAM* has been added to the basic MPU. The first 32 bytes can be retained during powerup and powerdown conditions via the RE signal.

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Figure 7).

PROGRAM COUNTER

The program conter is a two byte (16-bit) register that points to the current program address.

STACK POINTER

The stack pointer is a two byte register that contains the address of the next available location in an external pushdown/pop-up stack. This stack is normally a random access read/write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

INDEX REGISTER

The index register is a two byte register that is used to store data or a 16-bit memory address for the indexed mode of memory addressing.

ACCUMULATORS


The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).

CONDITION CODE REGISTER

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and Half Carry from bit 3 (H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the Condition Code Register (b6 and b7) are ones.

Figure 8 shows the order of saving the microprocessor status within the stack.

FIGURE 7 - PROGRAMMING MODEL OF THE MICROPROCESSING UNIT



^{*}if programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A and B parts (MC68A02 and MC68B02). On-board RAM can be used for data storage with all parts.

FIGURE 8 - SAVING THE STATUS OF THE MICROPROCESSOR IN THE STACK



CC = Condition Codes (Also called the Processor Status Byte)


ACCB = Accumulator B

ACCA = Accumulator A

IXH = Index Register, Higher Order 8 Bits

1XL = Index Register, Lower Order 8 Bits PCH = Program Counter, Higher Order 8 Bits

PCL = Program Counter, Lower Order 8 Bits



MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor. These control and timing signals are similar to those of the MC6800 except that TSC, DBE, \$\phi1\$, \$\phi2\$ input, and two unused pins have been eliminated, and the following signal and timing lines have been added:

RAM Enable (RE)

Crystal Connections EXTAL and XTAL

Memory Ready (MR)

VCC Standby

Enable φ2 Output (E)

The following is a summary of the MPU signals:

ADDRESS BUS (A0-A15)

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90 pF. These lines do not have three-state capability.

DATA BUS (D0-D7)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130 pF.

Data bus will be in the output mode when the internal RAM is accessed and RE will be high. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$007F. External RAM at \$0000 to \$007F must be disabled when internal RAM is accessed.

HALT

When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the HALT mode, the machine will stop at the end of an instruc-

tion, bus available will be at a high state, valid memory address will be at a low state. The address bus will display the address of the next instruction.

To ensure single instruction operation, transition of the HALT line must occur tpcs before the rising edge of E and the HALT line must go high for one clock cycle.

HALT should be tied high if not used. This is good engineering design practice in general and necessary to ensure proper operation of the part.

READ/WRITE (R/W)

This TTL-compatible output signals the peripherals and memory devices whether the MPU is in a read (high) or write (low) state. The normal standby state of this signal is read (high). When the processor is halted, it will be in the read state. This output is capable of driving one standard TTL load and 90 pF.

VALID MEMORY ADDRESS (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90 pF may be directly driven by this active high signal.

BUS AVAILABLE (BA) — The bus available signal will normally be in the low state; when activated, it will go to the high state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the HALT line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off-state and other outputs to their normally inactive level. The processor is removed from the

WAIT state by the occurrence of a maskable (mask bit I = 0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF.

INTERRUPT REQUEST (IRQ)

A low level on this input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being excuted before it recognizes the request. At that time, if the interrupt mask bit in the condition code register is not set, the machine will begin an interrupt sequence. The index register, program counter, accumulators, and condition code register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFF8 and \$FFF9 is loaded which causes the MPU to branch to an interrupt routine in memory.

The HALT line must be in the high state for interrupts to be serviced. Interrupts will be latched internally while HALT is low.

A nominal 3 k Ω pullup resistor to VCC should be used for wire-OR and optimum control of interrupts. $\overline{\mbox{IRQ}}$ may be tied directly to VCC if not used.

RESET

This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is low, the MPU is inactive and the information in the registers will be lost. If a high level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execu-

NOTE: If option 1 is chosen, RESET and RE pins can be tied together

tion of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (\$FFFE, \$FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by IRQ. Power-up and reset timing and power-down sequences are shown in Figures 9 and 10, respectively.

RESET, when brought low, must be held low at least three clock cycles. This allows adequate time to respond internally to the reset. This is independent of the $t_{\rm IC}$ power-up reset that is required.

When RESET is released it *must* go through the low-tohigh threshold without bouncing, oscillating, or otherwise causing an erroneous reset (less than three clock cycles). This may cause improper MPU operation until the next valid reset

NON-MASKABLE INTERRUPT (NMI)

A low-going edge on this input requests that a non-maskable interrupt sequence be generated within the processor. As with the interrupt request signal, the processor will complete the current instruction that is being executed before it recognizes the $\overline{\text{NM}}$ signal. The interrupt mask bit in the condition code register has no effect on $\overline{\text{NMI}}$.

The index register, program counter, accumulators, and condition code registers are stored away on the stack. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFFC and \$FFFD is loaded causing the MPU to branch to an interrupt service routine in memory.

A nominal 3 k Ω pullup resistor to VCC should be used for wire-OR and optimum control of interrupts. \overline{NMI} may be tied




FIGURE 9 - POWER-UP AND RESET TIMING

directly to V_{CC} if not used. Inputs IRQ and NMI are hardware interrupt lines that are sampled when E is high and will start the interrupt routine on a low E following the completion of an instruction.

Figure 11 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.

TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

Ve	ctor	D
MS	FFFE \$FFFF	Description
SFFFE	\$FFFF	Restart
\$FFFC	\$FFFD	Non-Maskable Interrupt
\$FFFA	\$FFFB	Software Interrupt
\$FFF8	\$FFF9	Interrupt Request

Vcc tCPS tPCf →

FIGURE 10 -- POWER-DOWN SEQUENCE

FIGURE 11 - MPU FLOWCHART

RE






FIGURE 12 - CRYSTAL SPECIFICATIONS



Y1	Cin	Cout
3.58 MHz	27 pF	27 pF
4 MHz	27 pF	27 pF
6 MHz	20 pF	20 pF
8 MHz	18 pF	18 pF

Crystal Loading



Nominal Crystal Parameters*

T	3.58 MHz	4.0 MHz	6.0 MHz	8.0 MHz
RS	60 Ω	50 Ω	30-50 Ω	20-40 Ω
CO	3.5 pF	6.5 pF	4-6 pF	4-6 pF
C1	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF
Q	>40K	> 30K	> 20K	> 20K

^{*}These are representative AT-cut parallel resonance crystal parameters only Crystals of other types of cuts may also be used.

Figure 13 - SUGGESTED PC BOARD LAYOUT

Example of Board Design Using the Crystal Oscillator




FIGURE 14 - MEMORY READY SYNCHRONIZATION






FIGURE 16 - MR NEGATIVE SETUP TIME REQUIREMENT

E Clock Stretch



The E clock will be stretched at end of E high of the cycle during which MR negative meets the tpgs setup time. The tpgs setup time is referenced to the fall of E. If the tpgs setup time is not met, E will be stretched at the end of the next E-high ½ cycle. E will be stretched in integral multiples of ½ cycles.

Resuming E Clocking



The E clock will resume normal operation at the end of the % cycle during which MR assertion meets the tpcs setup time. The tpcs setup time is referenced to transitions of E were it not stretched. If tpcs setup time is not met, E will fall at the second possible transition time after MR is asserted. There is no direct means of determining when the tpcs references occur, unless the synchronizing circuit of Figure 14 is used.

RAM ENABLE (RE)

A TTL-compatible RAM enable input controls the onchip RAM of the MC6802. When placed in the high state, the on-chip memory is enabled to respond to the MPU controls. In the low state, RAM is disabled. This pin may also be utilized to disable reading and writing the onchip RAM during a powerdown situation. RAM Enable must be low three cycles before VCC goes below 4.75 V during powerdown. RE should be tied to the correct high or low state if not used.

EXTAL AND XTAL

These inputs are used for the internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal Isee Figure 12). (AT-cut.) A divide-by-four circuit has been added so a 4 MHz crystal may be used in lieu of a 1 MHz crystal for a more cost-effective system. An example of the crystal circuit layout is shown in Figure 13. Pin 39 may be driven externally by a TTL input signal four times the required E clock frequency. Pin 38 is to be grounded.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the on-chip oscillator.

LC networks are not recommended to be used in place of the crystal.

If an external clock is used, it may not be halted for more than tpw_dL. The MC6802 is a dynamic part except for the internal RAM, and requires the external clock to retain information.

MEMORY READY (MR)

MR is a TTL-compatible input signal controlling the stretching of E. Use of MR requires synchronization with the 4xf_C signal, as shown in Figure 14. When MR is high, E will be innormal operation. When MR is low, E will be stretched integral numbers of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Figure 15.

MR should be tied high (connected directly to V_{CC}) if not used. This is necessary to ensure proper operation of the part. A maximum stretch is t_{CVC}.

ENABLE (E)

This pin supplies the clock for the MPU and the rest of the system. This is a single-phase, TTL-compatible clock. This clock may be conditioned by a memory read signal. This is equivalent to \$\phi 2\$ on the MC6800. This output is capable of driving one standard TTL load and 130 pF.

VCC STANDBY

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus, retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed. Maximum current drain at VSB maximum is ISBB-

MPU INSTRUCTION SET

The instruction set has 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions (Tables 2 through 6). The instruction set is the same as that for the MC6800.

MPU ADDRESSING MODES

There are seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 7 along with the associated instruction execution time that is given in machine cycles. With a bus frequency of 1 MHz, these times would be microseconds.

ACCUMULATOR (ACCX) ADDRESSING

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

IMMEDIATE ADDRESSING

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MPU addresses this location when it fetches the immediate instruction for execution. These are two- or three-byte instructions.

DIRECT ADDRESSING

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine, i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random-access memory. These are two-byte instructions.

EXTENDED ADDRESSING

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight bits of the address of the operand. The third byte of the instruction is used as the lower eight bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

INDEXED ADDRESSING

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MPU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

IMPLIED ADDRESSING

In the implied addressing mode, the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

RELATIVE ADDRESSING

In relative addressing, the address contained in the second

byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of ~ 125 to + 129 bytes of the present instruction. These are two-byte instructions.

TABLE 2 - MICROPROCESSOR INSTRUCTION SET -- ALPHABETIC SEQUENCE

ABA	Add Accumulators	CLR	Clear	PUL	Pull Data
ADC ADD AND ASL ASR	Add with Carry Add Logical And Arithmetic Shift Left Anthmetic Shift Right	CLV CMP COM CPX	Clear Overflow Compare Complement Compare Index Register	ROL ROR RTI RTS	Rotate Left Rotate Right Return from Interrupt Return from Subroutine
BCC BCS BEQ BGE	Branch if Carry Clear Branch if Carry Set Branch if Equal to Zero	DAA DEC DES DEX	Decimal Adjust Decrement Decrement Stack Pointer Decrement Index Register	SBA SBC SEC SEI	Subtract Accumulators Subtract with Carry Set Carry Set Interrupt Mask
BGT	Branch if Greater or Equal Zero Branch if Greater than Zero	EOR	Exclusive OR	SEV	Set Overflow
BHI BIT BLE BLS BLT	Branch if Higher Bit Test Branch if Less or Equal Branch if Lower or Same Branch if Less than Zero	INC INS INX JMP	Increment Increment Stack Pointer Increment Index Register Jump	STA STS STX SUB SWI	Store Accumulator Store Stack Register Store Index Register Subtract Software Interrupt
BMI	Branch if Minus	JSR	Jump to Subroutine	TAB	Transfer Accumulators
BNE BPL BRA BSR	Branch if Not Equal to Zero Branch if Plus Branch Always Branch to Subroutine	LDA LDS LDX LSR	Load Accumulator Load Stack Pointer Load Index Register Logical Shift Right	TAP TBA TPA TST	Transfer Accumulators to Condition Code Reg. Transfer Accumulators Transfer Condition Code Reg. to Accumulator Test
BVS	Branch if Overflow Clear Branch if Overflow Set	NEG NOP	Negate No Operation	TSX	Transfer Stack Pointer to Index Register Transfer Index Register to Stack Pointer
CBA	Compare Accumulators Clear Carry	ORA	Inclusive OR Accumulator	WAI	Wait for Interrupt
CLI	Clear Interrupt Mask	PSH	Push Data		

TABLE 3 - ACCUMULATOR AND MEMORY INSTRUCTIONS

							ABO	RESS	ING N	100	145			_			SDOLEAN: ARITHMETIC OPERATION		-	_	_	-
		н	WENT F		DI	ALGI	\Box	IN	ěχ	Ι	EXT	100	T	MP	160			╗				1
OPERATIONS.	MINEMONIC	OF	-	-	00		а	Q#		:]:	ar -	_	- 0	•	_		ryfer to coetteess)	-	-	1	-	-
A44	ADDA	38	7	2	98	3	7	A B	5 2	Т		. :	, [-		A + W - A				٠.	413
	ADDE	C3	2	2	ΒB	3	2	£#	5 2	1	10 4						8 · W · F		•1			:10
Add Apmire	484			_ [_						. "	9 7	2	٠.	A-B-A					
Add with Carry	ADCA.	89	?	31	94	3	31		5 2								A - M + C - 8		31			:13
	ADCS	E3 84	7	2	D9 94	3	- 1		6 2 6 2		15 4 24 4						A-W-4	1.1	٠l		- 1	ė lie
A+6	ANDR	1 6	í	1	D4	3			5 /		F4 2						1 · W · L			1		ā le
De Tear	SITA	85	2	51	95	í	;		5 7	٠.	85 4		1				A - M	l∙l	٠١	1		a 4
	e+te	l ös	2	2	D5	3			5 2	ı	15 4	• :	1				j g. w	I٠	٠			4
Cwar	ELM			- 1				68	7 7	1	4 (5 3					45 - W	•				: 1:
	CLRA	ı		- 1			- 1			1			1 5			!	10 · A	:			\$ 5	
	CLRB	1	_	!			_			.1.			, *	•	2	•	10 · 8 A. M	I٦I	Ξ.		1	31
Company	CMPA	6	2	31	91 01	1	2	A)			61 I		3				ê v	ы	-		Н	3
Cornegate formitte	CMPB CBA	4.		7	13-1	•	'			Ή		-	- 1	1	2	b	A B		•		il	
Complete Name 1	COM	1		- 1				63	1 :	ı	23 (6			-		10 - V	l•l	۰	١	Н	R
Contract of the Contract of th	COMA	ı						-		Т			4	13	2	ä	X · A	1•1	•	:1	:1	4]
	COMB	1		- 1			- 1			1				ia .	3	٦	6 - L	l•l	•	31	Ξ	P.
Companies, 7s	460	1		- 1			- !	ĢΟ	1 3	ŀ	10	e					00 W -W		•	31	31	9k
Wegetet	NEGA									Į,					2	1	00 A - A	1:	:			ČK ČK
	MEGR	ĺ			,					1					7	;	Conversible care, Add of BCD Characters	:			-	"k
Decimal Adjust A	Dan.				1					1			1'		4	1	une BCD Former		Ĭ.		-1	- [
Davison	DEC	1					'n	64	, ,	, !	14.		3				M I -W	•	ŀ	:	:	Ωk
Decrement	DECA							-		١.		_		i.a	2	1	1 A 1 - A	•	٠		:	8
	0668									-					2	1	8 1 -6	1-1	•	:	:	3
Exclusive OR	EGRA.	ļю	2	2	58	3.	2	48	ķ	2	88		3				A@40 - A	١٠.	•	:	:	M
	EORG	(1	2	2	68	3	2	E	5	2	18		1				836 - I	•	۰	1	31	<u> </u>
Ingrement	160	1						90	1	2	PE	6	2	_			M · F · W	1:1	•	3	Ė	뗈
	INCA	1								- 1					3	ŀ	1 4 - 1 - 4	:	:	:	Ė	N
	MEB	١		_	l			04		,	16	4	, 3	36	2	1	U - A	12	:	Ξ	÷	9
Load Acmhy	(DAA	06		7	96	3	2	66		П		ì	i				1 10 12			:	-	B
	LOAS Gead	10		2	I SA	,	ź	A.A.		Н			3				0 . V . A					R
de accesses	0448	100		á	0.4	í	٦,	EA.		Н		;	š				6+M -8			ú	;	п
Non Data	FSIA	1,.		-	1	-	- 1		-	٦,				36	4	1	a - Maga, SP - SP		۱.	۰	٠	•
100- 0414	PS+6				l		- 1			- 1					4	1	6 - Mga 5º 1 - 5º	٠	ŀ٠	•	•	ŀ٠ſ
Not Data	PULA				l		. !			-					4	1	SF+1 -Sh Mgr - A	١.	1*	۰	•	iti
i	₹ULB	L								.			- 4	13	4	1	SP+1 ·SP #Sp · R	12	ľ	•	•	
Aguse Leis	MOL	1					ı	63	1	2	79	6	3]				M1	15	:		ŀ	Ď
	MOLA									- 1				49 19	2	1	() C - HILLING	I.		1	ŀ	á
	egua ege							66	7	اع	16	c	1	10			vi		ŀ	E	Æ	Š.
Rosery Right	9084				1		i	~~		`	-4	_	_	46	7	1	A) -0 - DECITED-		Ι.	:	ŀ	3
	RGRB				į.					- 1				58	2	1	* E F1 + 10	•	۰	1	ŀ	600
State Late Andhoneta.	451						i	68	7	3	76	E .	3				[w] -				1	0
	461.4						1			- 3					2	- 1	(A) = - =			ŀ	Ŀ	Œ.
	ASLB	1						١.	_		l	_		98	?	ı	P P P	•	:	l	H	œ
Shift Right, Artificiation	ASR							4/	,	2	77		4	47	2	٠,	\$\	13	1 .	:	١:	8
	1994							i						67	ź	i	A}	Ι,	11.	Œ	li	6
Ph. C. W R. 1 has	AS#8 LSFI				ı			84	г	2	24	6	ıΪ		•		w)		١.	'n	Н	6
Shorte Might Liefe L	LSAA				1			**		٠,	-	-	- 1	44	2	1	A) 1-3111111 - 0			4	1	⑥
	LSRB									- 1			- 1	54	2	þ	ы ы ы с	١.	١.	a	: 5	10)
Store Aprent	5144				91	- 4	2	A7	4	z	g:1	5	3				A - W	•	•	1	H	B.
	STAR	1			0.0		3	67	6	7	71	5	3				1 . 4	•			13	n
Submace	SHEA							AD	5	3,	80	1	3				A W L	١c	ı.	13	ŀ	1 -
	\$088	(9 3	2	00	1	5	60	6	2	FQ	4	3	ue.	-		B W - B	1:	:	1	I ;	
Supplier Agreeme	58 A	1.			1					,			3	ıg	7	•	A 8 · A			1:	1:	
Subtr with Gerry	SBICA	1 8	2 1 2 1			3	3	13 13		2			31,				E W L-8	43		1	1	13
Toursday Association	SACE	1 6	a 1	- 2	100			١.,	-	•	ļ ''	7	1	15	2	,		- 13		Œ	1:	ė
Transfer Acretics	184							1						12	ī	i		١.	٠ĺ٠	ų,	1:	R
Text Jerg or Micros	181							60	7	2	70	6	1				W - 00	١.			1:	. 4
	191A	1						1						ŧβ	2	4		1:			ŀ	
					1			1					- 1	5 D	2	- 1	9 96	1.4	ч.	45	L:	ijπ
	1516			_	-		_	_			_		_	2.00	_	_	1 49	t	+	A	12	ı۷

LEGEND.

Mgp - Contents of memory receiver painted to be Stack Pointer

Next: Agricum star addressing mode instructions are included in the casumin for HMPLIED addressing

CONDITION CODE SYMBOLS

- H Hari Jarry Nombel 3. I Interlyga Mala

- h Regarive (sign hill) 2 Sers (bene) 9 Guertique, 2 coamplement
- C Gerry from bet ?

- Report About
 Seri About
 Test and ser if over chang otherwise
 Net Affected

TABLE 4 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

COND. CODE REG. 5 4 3 2 1 0 INDEX EXTED IMPLIED OP ~ = 0P - = POINTER DEFRATIONS MNEMONIC OP ~ = 0P ~ # 0P ~ # Compare Index Reg Decrement Index Reg CPX 8C 3 3 9C 4 2 AC 6 2 ec s 3 4 ı 0EX 09 34 4 08 4 31 6 Decrement Stack Potr DES 1 Increment Index Rep INX. 1 1 Increment Stack Poor INS CE 3 3 DE 4 9E 4 2 66 6 7 56 3 Load Index Reg LBX 6 2 2 AE 2 EF 2 AF 8E ## 5 6 6 Load Stack Prot LDS 86 3 3 3 0# 9F 5 3 Store Index Reg STX BF Store Stack Poin STS indix Reg - Stack Pittr 35 TXS T5X Stack Potr - Inde Reg

TABLE 5 - JUMP AND BRANCH INSTRUCTIONS

COND. CODE REG.


												_	_		_	_	_	_		
		RE	LATI	ΝĖ	ı	NOE:	K,	ŧ	XTN	Ф	IM	PĻIĘ	D]	•	4	3	2	1	•
OPERATIONS	MNEMONIC	OP	~	į =	OP	~	x	OP	`	=	OP	~	π	BRANCH TEST	н	1	N	Z	٧	5
Branch Always	6RA	20	4	2						Г.				Mane	٠	٠	•	•	•	٠
Branch If Carry Clear	800	24	4	2										C - 0	•	•	•	•	•	•
Branch If Carry Sat	BCS .	25	4	2										Ç=1	•	٠	•	•	•	٠.
Branch If + Zero	880	27	4	2					i		!	.		Z-1	•	•	٠.			۱•
Branch II ≥ Zero	BGE	20	4	2							Ĺ	1		4 ⊗ V - 0	•	٠		•	•	۱•
Branch II > Zero	861	24	4	2							[Z + (N @ V) = 0	•	•	•	•		۱•
Branch If Higher	BHI	22	4	2									. '	C+2+0	•		٠	•		۱.
Branch # < Zero	# LE	26		2							Į.	1		Z + (N @ V) - 1	• :	•		•		۱.
Branch If Lower Or Same	BLS	23		2							1	١	i .	6+2+1	•	•	•	•	•	٠.
Branch II < Zero	BLT	20	4	2						!		i '	1	N ② V − 1	• !	٠	٠	•		í٠
Branch H Minus	BMI	28		2			.				l		-	N-1	۱•.	٠		•	•	٠.
Branch II Net Equal Zero	BNG	26	4	2			1	l		ŧ	l	l	1	2 + 0	•	•		•	•	۱.
Branch II Overflow Clear	BVC	28		2		ı				1	l		1	V-0	•	•		•		į٠
Branch III Overlipe Set	BVS	29	4	2			1				l	l	l	V = 1	• ·	•		•		۱.
Branch II Mus	BPL	ZA	1 4	5		1	١.	1	1					N - 0	•	•	٠.	•		۱•
Branch To Subroutine	BSR	80	a	2		ı				1	1			1	1 •	٠		•	٠.	١.
Jump	JMP			ì	14	4	2	76	3	3	i			See Special Operations	•	•	٠.		I •	۱•
Jump To Subroutine	JSR		1		ÌΑD		2	80	9	3	l	l	ı) (Figure 16)	•		٠.	•		۱.
No Operation	NOP	1		١	ı	1			ı		01	[2	1	Advances Prog. Cetr. Only	•	•	1 •	Ĺ.		۱.
Return From Interrupt	RTI	l			ı	ı			1		34	10	1		I-		- (₽ .	_	_
Return From Subroutine	RTS	ł	1	1	1	ı					39	5	1	l i	•	•		. •		! *
Software Interrupt	SWI			1	1	ı	ĺ		1		3F	12	1	See Special Operations	•	۱.	i •	•	•	١.
Wait for Interrupt	WAI		l	1	1	ı				ı	3E	9	1	(Figure 16)	•	j (LI)		•	. •	١.

Man Program

Next Main Insti

FIGURE 16 - SPECIAL OPERATIONS

SPECIAL OPERATIONS



RTI. RETURN FROM INTERRUPT:




TABLE 6 - CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

							CO	IND CODE REG.								
		IIV	#LII	(D	!	5	. 4	- 1	7	1	•					
OPERATIONS	MNEMONIC	0P	٠.	-= '	BOOLEAN OPERATION	н	1		2	٧	c					
Clear Carry	CIC	DC	2	1	4 - C	•	•	•	•	•	R					
Clear Interrupt Mask	CLI	DE	2	ŀ	D +1	٠	į R	•	٠	•	•					
Clear Overflow	CEA	8A	D.	1	9 · V	٠.	•	•	•	ĸ	•					
Set Catty	SEC	80	1.	1	1 - C	۰	•	•	•	•	5					
Set Interruge Mask	\$EI	9.0	2	11	1.41	٠.	5	: •	•	٠	٠					
Set Overflow	SEV	99	1.2	1	1 - Y	٠.		٠.	•	. 5	•					
Acretir A = CCR	FAP	06	12	1.	A - CCH	١-		-3	2 -	_	-					
CCR → Acmin A	1 PA	ar	12	L i	CCR - A] ●	۱.			•	. •					

CONDITION CODE REGISTER NOTES: (See sec. if test is true and cleared atherwise)

1	00 t VI	Tect Result - 10000000°	,		Test Sign bit of most significant (MS) byte - 11
2	(8+t C)	Test Result / 0000000031	3	(Bit V)	Test: Z's complement overflow from subtraction of MS bytect
3	(Ber C)	fact. Decimal value of most significant BCD Character greater than nine?	9	(Bit N)	Text Repullities than zero? (Birt ht. 1)
-		(Not cleared if previously set)	10	IAII	Load Condition Code Register from Stack (See Special Operational)
4	IBH VI	Text: Operand = 10000000 prior to execution?	11	Dig th	Set when interrupt occurs. If previously set, a Non Maskably
5	IBn VI	Test: Operand - 01111111 group to monculous?			Interrupt is required to exit the waik state
6			12	(AIII	Set according to the concents of Accomulator A

TABLE 7 — INSTRUCTION ADDRESSING MODES AND ASSOCIATED EXECUTION TIMES (Times in Machine Cycle)

	(Dual Operand)	ACCX	et ei peumel	Direct	Extended	Indexed	Implied	Relative		(Due and)	ACCX	Immediate	Direct	Extended	pexegui	Implied
ABA		•	•	•	•	•	2	•	INC		2	•	•	6	7	٠
ADC	ж.		2	3	4	5	٠	٠	INS		•	٠	٠	•	٠	4
ADD	*		2	3	4	5	•	•	INX		•	•	٠	•	•	4
AND	×	٠	2	3	4	5	•	٠	JMP		•	٠	٠	3	4	٠
ASL.		5	•	•	6	7	•	٠	JSR		•	•	•	9	8	•
ASR		2	•	•	6	7		•	LDA	м	٠	2	3	4	5	•
BCC		٠	•	٠	٠	٠	•	4	LDS		•	3	4	5	6	٠
BCS		٠	٠	٠	٠	٠	•	4	LDX		•	3	4	5	6	•
BEA		•	•	•	٠	٠	•	4	LSR		2	•	•	6	7	•
BGE		•	٠	٠	٠	٠	•	4	NEG		5	•	٠	6	7	•
BGT		•	•	•	•	•	•	4	NOP		٠	•	•	•	•	2
вн		٠	•	•	*	•	٠	4	ORA	*	٠	2	3	4	5	•
BIT	*	٠	2	3	4	5	•	•	PSH		•	•	•	•	•	4
BLE		٠	•	•	•	•	•	4	PUL		•	•	•	•	•	4
BLS		٠	٠	٠	٠	•	•	4	POL.		5	•	•	6	7	•
BLT		•	•	•	•	•	•	4	POP		2	٠	•	6	7	
BMI		•	•	•	•	•	•	4	RTI		•	•	•	•	•	10
BNE		٠	•	•	•	•	•	4	RTS		•	•	•	•	٠	5
BPL BRA		•	•	•	•	•	•	4	SBA		•	2	3	•	•	5
BSR		•	٠	•	•	•	•	4	SBC	×	•			4	5	2
BVC		•	•	•	•	•	•	8	SEC SEI		•	•	•	•	•	2
BVS		•	٠	•	•	•	•	4	SEV		•	٠	•	٠	•	2
CBA		•	•	•	•	•	2	-	STA	_	•	•	4	5	6	
CLC		•	•	•	•	•	2	•	\$T\$	*	•	•	5	6	7	•
CLI		•	•	•	•	•	2	•	STX		•	•	5	6	7	:
CLR		ž	٠	٠	6	7		٠	SUB	~	•	2	3	4	5	-
CLV			•	•	_		2	•	SWI	к	•					12
CMP	*	•	2	3	:	5		•	TAB		٠	•	•	•	•	2
COM	*	2			6	7	•	•	TAP		•	•	•	•	•	2
CPX		•	3	4	5	6	•	•	TBA		•	•	:	•	•	2
DAA		:	•		_		2	•	TPA		•	•		•	•	2
DEC		2		•	6	;		•	TST		2	•	•	6	;	
DES			•	•			4	•	TSX		*	•	•		′	4
DEX		•	•	•	•	•	4	•	TSX		•	•	•	•	•	7
EOR		•	2	3	4	5	4	•	WAI		•	•	•	•	•	9
EUN		٠	~	3	•		•	•	WAI		•	•	•	•	•	34

NOTE Interrupt time is 12 cycles from the end of the instruction being executed, except following a WAT instruction. Then it is 4 cycles.

SUMMARY OF CYCLE-BY-CYCLE OPERATION

Table 8 provides a detailed description of the information present on the address bus, data bus, valid memory address line IVMA), and the read/write line (R/W) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the control program is executed. The information is categorized in groups according to addressing modes and number of cycles per instruction. If general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table.)

TABLE 8 - OPERATIONS SUMMARY

TABLE 8 — OPERATIONS SUMMARY										
Address Mode and Instructions	Cycles	Cycle	VMA Line	Address Bus	R/W Line	Data Bus				
IMMEDIATE										
ADC EOR		1	1	Op Code Address	1	Op Code				
ADD LDA AND ORA	2	2	,	Op Code Address + 1	1	Operand Data				
BIT SBC		l		!						
CMP SUB	-	.		0- 0-4-144	1	Op Code				
CPX LDS		'	!!	Op Code Address	1	Operand Data (High Order Syte)				
LDX	3	2	!	Op Code Address + 1	;	Operand Data (Low Order Byte)				
DIDEAK		3	1 1	Op Code Address + 2		Operand Data (Low Order Byte)				
DIRECT		٠.			1	Op Code				
ADC EOR ADD LDA		1	!!	Op Code Address	;	Address of Operand				
AND ORA	3	2	!	Op Code Address + 1	;	Operand Data				
BIT SBC CMP SUB	1	3	1	Address of Operand	l '	Operand Data				
CPX	1	1	T	Op Code Address	1	Op Code				
LDS		2	١,	Op Code Address + 1	1	Address of Operand				
LDX	4] 3	1	Address of Operand	1	Operand Data (High Order Byte)				
		4	1	Operand Address + 1	,	Operand Data (Low Order Byte)				
STA	_	1	1	Op Code Address	1	Op Code				
	۱.	2	1	Op Code Address + 1	1	Destination Address				
	1	3	0	Destination Address	1	Irrelevant Data (Note 1):				
		4	1	Destination Address	0	Date from Accumulator				
STS	-	1	1	Op Code Address	1	Op Code				
STX		2	1	Op Code Address + 1	١,	Address of Operand				
	5	3	0	Address of Operand	١,	Irrelevant Data (Note 1)				
		4	1	Address of Operand	0	Register Data (High Order Byte)				
		5	1	Address of Operand + 1	0	Register Data I Low Order Byse)				
INDEXED				· <u> </u>						
JMP	T	1	11	Op Code Address	1	Op Code				
	١.	2	1	Op Code Address + 1	1	Offiset				
	4	3	0	Index Register	1	Irrelevant Date (Note 1)				
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)				
ADC EOR		1	1	Op Code Address	1	Op Code				
ADD LDA	l	2	1 1	Op Code Address + 1	1	Offset				
AND ORA BIT SBC	5	3	0	Index Register	۱ ا	Irrelevant Data (Note 1)				
CMP SUB		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)				
		6	1	Index Register Plus Offset	1	Operand Data				
CPX	1	7	1	Op Code Address	1	Op Code				
LDS		2	1	Op Code Address + 1	1	Offset				
LDX	6	3	0	Index Register	1	Irrelevant Data (Note 1)				
	1 °	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)				
		5	1	Index Register Plus Offset	1	Operand Data (High Order Byte)				
	1	6	1	Index Register Plus Offset + 1	١ ١	Operand Data (Low Order Byte)				

TABLE 8 - OPERATIONS SUMMARY (CONTINUED)

Address Mode		Cycle	VMA		R/W	
and instructions	Cycles	#	Line	Address Bus	Line	Data Bus
INDEXED (Continued)	_			0.0.144		0-0-4
STA		'	'	Op Code Address		Op Code
		2	1	Op Code Address + 1	!	Offset
	6	3	0	Index Register		Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Cerry)	!	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	'	Irrelevant Data (Note 1)
	<u> </u>	6	1	Index Register Plus Offset	0	Operand Data
ASL LSR ASR NEG		1	1	Op Code Address	!	Op Code
CLR ROL		2	1	Op Code Address + 1	1	Offset
COM ROR DEC TST	7	3	0	Index Register	1	Irrelevant Data (Note 1)
INC		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	1	Index Register Plus Offset	1	Current Operand Data
	l	6	0	Index Register Plus Offset	1 1	Irrelevant Data (Note 1)
		7	1/0 (Note 3)	Index Register Plus Offset	٥	New Operand Data (Note 3)
STS		1	1	Op Code Address	٦	Op Code
STX		2	1	Op Code Address + 1	וי	Offset
	,	3	0	Index Register	ן י	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
	1	В	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	-0	Operand Data (High Order Byte)
	1	7	١ ،	Index Register Plus Offset + 1	. 0	Operand Data (Low Order Byte)
JSR		1	1	Op Code Address	1	Op Code
1		2	١,	Op Code Address + 1	1	Offset
		3		Index Register	١, ١	Irrelevant Data (Note 1)
		4	1	Stack Pointer	0	Return Address (Low Order Byte)
	8	5	١,	Stack Pointer 1	0	Return Address (High Order Byte)
1		- 6		Stack Pointer - 2	, '	Irrelevant Data (Note 1)
		7	0	Index Register	,	Irrelevant Data (Note 1)
		8	0	Index Register Plus Offset (w/o Carry)	,	Irrelevant Data (Note 1)
EXTENDED				inger register the content to a content	<u> </u>	
JMP	1	1	1	Op Code Address	1	Op Code
	3	2	1	Op Code Address + 1		Jump Address High Order Bytel
		3	1	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR	_	1	1	Op Code Address	 	Op Code
ADD LDA		2	1	On Code Address + 1	l i	Address of Operand (High Order Byte)
AND ORA BIT SBC	4	3	,	Op Code Address + 2	Li	Address of Operand (Low Order Byte)
CMP SUB	l	4	i .	Address of Operand	1 .	Operand Data
СРХ		1	1	Op Code Address	1	Op Code
LOS	l	2	i	Op Code Address + 1	Hi	Address of Operand (High Order Byte)
LOX	١.	3	, ;	Op Code Address + 2	1 ;	
	l 5	4			;	Address of Operand (Low Order Byte)
	l		;	Address of Operand	;	Operand Data (High Order Byte)
FT. 1	-	5	-	Address of Operand + 1	+	Operand Data (Low Order Bytel
STA A	l	!	!!	Op Code Address	1	Op Code
	١.	2	!	Op Code Address + 1	1	Destination Address (High Order Byte)
	5	3	1	Op Code Address + 2	1	Destination Address (Low Order Byte)
	I	4	l º.	Operand Destination Address	1	Frelevant Data (Note 1)
454 455	<u> </u>	- 5		Operand Destination Address	<u> </u>	Data from Accumulator
ASL LSR ASR NEG	1	!	!!	Op Code Address	1	Op Code
CLR ROL		2	!	Op Code Address + 1	1!	Address of Operand (High Order Byte)
COM ROR DEC TST	6	3	1	Op Code Address + 2	!	Address of Operand (Low Order Byte)
INC		4	1	Address of Operand	1 1	Current Operand Data
İ		5	0	Address of Operand	1 1	Irrelevant Data (Note 1)
		6	1/0 (Note 3)	Address of Operand	<u> </u>	New Operand Data (Note 3)

TABLE 8 - OPERATIONS SUMMARY (CONTINUED)

Address Mode and Instructions	Cycles	Cycle	VMA Line	Address Bus	R/W Line	Data Bus				
EXTENDED (Centinued)										
STS STX	1	1	ו י	Op Code Address	1 1	Op Code				
917		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)				
	6	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)				
	-	4	0	Address of Operand	1	frrelevant Data (Note 1)				
		5	,	Address of Operand	0	Operand Data (High Order Byte)				
		6	1	Address of Operand + 1	. 0	Operand Data (Low Order Byte)				
JSR		1	1	Op Code Address	1	Op Code				
		2	1	Op Code Address + 1	1	Address of Subroutine (High Order Byte)				
		3	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)				
		4	1	Subroutine Starting Address	1	Op Code of Next Instruction				
	9	5	1 1	Stack Pointer	۰ ا	Return Address (Low Order Bytel				
		6	1	Stack Pointer — 1	0	Return Address (High Order Byte)				
	i	7	۱ 。	Stack Pointer - 2	,	Irrelevent Date (Note 1)				
		8		Op Code Address + 2	1	Irrelevant Data (Note 1)				
		9	l ,	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)				
INHERENT			<u> </u>	ag accentioned to						
ABA DAA SEC	1	T T	1	Op Code Address	1	Op Code				
ASL DEC SEI	2	2	;	Op Code Address + I	1	Op Code of Next Instruction				
ASR INC SEV CBA LSR TAB		1	Ι'	op code Address • 1	'	op code of react management				
CLC NEG TAP		1								
CLI NOP TBA			ı							
CLR ROL TPA CLV ROR TST	1		1							
COM SBA		i	l							
DES		1	1	Op Code Address	1	Óp Code				
DEX INS	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction				
MX	1	3	0	Previous Register Contents	1	Irrelevant Data (Note 1)				
	1	4	0	New Register Contents	l 1	Irrelevant Data (Note 1)				
PSH		1	1	Op Code Address	1	Op Code				
	١.	2	l٦	Op Code Address + 1	1	Op Code of Next Instruction				
	4	3	Ι,	Stack Pointer		Accumulator Data				
	1	4	۱.	Stack Pointer — 1	١,	Accumulator Data				
PUL	+	1	1 -	Op Code Address	1	Op Code				
702		2	H	Op Code Address + 1	;	Op Code of Next Instruction				
	4	3	l .	Stack Pointer	1 ;	Irrelevant Data (Note 1)				
		4	l ĭ	Stack Pointer + 1	1 ;	Operand Data from Stack				
TOV	-		 ;	Op Code Address	 	Op Code				
TSX		1			;					
	4	2	1 !	Op Code Address + 1		Op Code of Next Instruction				
		3.	0	Stack Pointer	1 !	Irrelevant Data (Note 1)				
	_	4	0	New Index Register	1	Irrelevant Data (Note 1)				
TXS		1 1	١ ١	Op Code Address	1	Op Code				
	4	2	1 1	Op Code Address + 1	1	Op Code of Next Instruction				
	'	3	0	Index Register	1	Irrelevent Data				
	I	4	0	New Stack Pointer	- 1	Irrelevant Data				
RTS		1	1	Op Code Address	1	Op Code				
		2	١,	Op Code Address + 1	1	Irrelevant Data (Note 2)				
	5	3	0	Stack Pointer	,	Irrelevant Data (Note 1)				
		4	١	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)				
		5	1	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)				

TABLE 8 - OPERATIONS SUMMARY (CONCLUDED)

Address Mode and Instructions	Cycles	Cycle	VMA Line	Address Bus	R/W Line	Data Bus
INHERENT (Continued)						
WAI		1	1	Op Code Address	ו י	Op Code
		2	1	Op Code Address + 1	' '	Op Code of Next Instruction
	' ا	3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer - 1	0	Return Address (High Order Byte)
	9	5	1	Stack Pointer - 2	0	Index Register (Low Order Byte)
		6	1	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	1	Stack Pointer - 4	0	Contents of Accumulator A
		8	1	Stack Pointer - 5	0	Contents of Accumulator B
		9	1	Stack Pointer - 6	_ 1	Contents of Cond. Code Register
RT)		1	1	Op Code Address	1	Op Code
	1	2	1	Op Code Address + 1	۱ ا	Irrelevant Deta (Note 2)
] з	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Contents of Cond. Code Register from Stack
	10	5	1	Stack Pointer + 2	1	Contents of Accumulator B from Stack
		6	1	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	1	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
		8	1	Stack Pointer + 5	١ ا	Index Register from Stack (Low Order Byte)
		9	1	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
		10	1	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
ŚWI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 1)
	1	3	1	Stack Pointer	0	Return Address (Low Order Byte)
1		4	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		- 5	1	Stack Pointer - 2	0	Index Register (Low Order Byte)
	12	6	1	Stack Pointer - 3	0	Index Register (High Order Byte)
	1-2	7	1	Stack Pointer - 4	0	Contents of Accumulator A
		8	l ı	Stack Pointer - 5	0	Contents of Accumulator B
		9	1	Stack Pointer - 6	0	Contents of Cond. Code Register
		10	0	Stack Pointer 7	1	Irrelevant Data (Note 1)
		11	1	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	1	Vector Address FFF8 (Hex)	1	Address of Subroutine (Low Order Byte)
RELATIVE						
BCC BHI BNE		1	1	Op Code Address	1	Op Code
BCS BLE BPL	۱ .	2	1	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA BGE BLT BVC	, ,	3	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
BGT BMI BVS	ļ	4	0	Brench Address	1	Irrelevant Data (Note 1)
BSR		1	1	Op Code Address	1	Op Code
		2	۱,	Op Code Address + 1	1	Branch Offset
		3	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
	8	4	1	Stack Pointer	0	Return Address (Low Order Byte)
	8	5	1	Stack Pointer - 1	٥	Return Address (High Order Syte)
		6	0	Stack Pointer - 2	1	Irrelevant Data (Note 1)
	1	7	0	Return Address of Main Program	1	Irrelevent Data (Note 1)
		8	0	Subroutine Address (Note 4)	1	Irrelevant Data (Note 1)
NOTES:	_		-		•	

NOTES:

- If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high-impedance three-state condition.
 Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.
 Data is ignored by the MPU.
 For TST, VMA=0 and Operand data does not change.
 MS Byte of Address Bus=MS Byte of Address of BSR instruction and LS Byte of Address Bus=LS Byte of Sub-Routine Address

MECHANICAL DATA AND ORDERING INFORMATION

ORDERING INFORMATION

Package Type	Frequency MHz	Temperature	Order Number
Plastic P Suffix	1.0 1.0 1.5	0°C to 70°C - 40°C to +85°C 0°C to 70°C	MC6802P MC6802CP MC68A02P
	1.5 2.0	40°C to +85°C 0°C to 70°C	MC68B02P
Cerdip S Suffix	1.0 1.0 1.5 1.5	0°C to 70°C - 40°C to +85°C 0°C to 70°C - 40°C to +85°C	MC6802S MC6802CS MC68A02S MC68A02CS
	2.0	0°C to 70°C	MC68B02S

PIN ASSIGNMENT

