TMP432
DXP
DXN
V+
1
8
7
3
2
SCL
SDA
THERM
+5V
SMBus
Controller
6
GND
ALERTTHERM2/
4
5
OneChannelLocal
OneChannelRemote
TMP431
V+
1
10
9
8
7
SCL
SDA
+5V
SMBus
Controller
6
GND
DXP1
DXN1
3
2
DXP2
DXN2
5
4
OneChannelLocal
TwoChannelsRemote
TMP432
ALERT
THERM2
/
THERM
TMP431
TMP432
www.ti.com
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
±
1°C TEMPERATURE SENSOR with Series-R,
η-Factor, and Automatic Beta Compensation
Check for Samples: TMP431,TMP432
1FEATURES DESCRIPTION
234 ±1°C REMOTE DIODE SENSOR The TMP431 and TMP432 are remote temperature
sensor monitors with a built-in local temperature
±1°C LOCAL TEMPERATURE SENSOR sensor. The remote temperature sensor
AUTOMATIC BETA COMPENSATION diode-connected transistors are typically low-cost,
η-FACTOR CORRECTION NPN- or PNP-type transistors or diodes that are an
PROGRAMMABLE THRESHOLD LIMITS integral part of microcontrollers, microprocessors, or
FPGAs.
TWO-WIRE/ SMBusSERIAL INTERFACE Remote accuracy is ±1°C for multiple IC
MINIMUM AND MAXIMUM TEMPERATURE manufacturers, with no calibration needed. The
MONITORS Two-Wire serial interface accepts SMBus write byte,
MULTIPLE INTERFACE ADDRESSES read byte, send byte, and receive byte commands to
ALERT/THERM2 PIN CONFIGURATION program the alarm thresholds and to read
temperature data. DLP®
DIODE FAULT DETECTION The TMP431/32 include beta compensation
APPLICATIONS (correction), series resistance cancellation,
LCD/DLP®/LCOS PROJECTORS programmable non-ideality factor, programmable
resolution, programmable threshold limits, minimum
SERVERS and maximum temperature monitors, wide remote
INDUSTRIAL CONTROLLERS temperature measurement range (up to +150°C), and
CENTRAL OFFICE TELECOM EQUIPMENT diode fault detection and temperature alert function.
DESKTOP AND NOTEBOOK COMPUTERS The TMP431 is available in an MSOP-8 package and
STORAGE AREA NETWORKS (SAN) the TMP432 is available in an MSOP-10 package.
INDUSTRIAL AND MEDICAL EQUIPMENT
PROCESSOR/FPGA TEMPERATURE
MONITORING
1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2DLP is a registered trademark of Texas Instruments.
3SMBus is a trademark of Intel Corporation.
4All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. ©20092011, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
TMP431
TMP432
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
PACKAGE INFORMATION(1)
TWO-WIRE THERM HIGH PACKAGE- PACKAGE PACKAGE
PRODUCT DESCRIPTION ADDRESS LIMIT LEAD DESIGNATOR MARKING
Remote Junction
TMP431A 100 1100 +85°C MSOP-8 DGK DRTI
Temperature Sensor
Remote Junction
TMP431B 100 1101 +85°C MSOP-8 DGK DRUI
Temperature Sensor
Remote Junction
TMP431C 100 1100 +105°C MSOP-8 DGK DUEC
Temperature Sensor
Remote Junction
TMP431D 100 1101 +105°C MSOP-8 DGK DUFC
Temperature Sensor
Remote Junction
TMP432A 100 1100 +85°C MSOP-10 DGS DSCI
Temperature Sensor
Remote Junction
TMP432B 100 1101 +85°C MSOP-10 DGS DSDI
Temperature Sensor
(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the
device product folder at www.ti.com.
ABSOLUTE MAXIMUM RATINGS(1)
Over operating free-air temperature range, unless otherwise noted. TMP431, TMP432 UNIT
Power Supply, VS+7.0 V
Pins 2, 3, and 6 only 0.5 to VS+ 0.5 V
TMP431 Input
Voltage Pins 4, 7, and 8 only 0.5 to 7 V
Pins 2, 3, 4, 5, and 8 only 0.5 to VS+ 0.5 V
TMP432 Input
Voltage Pins 7, 9, and 10 only 0.5 to 7 V
Input Current 10 mA
Operating Temperature Range 55 to +127 °C
Storage Temperature Range 60 to +130 °C
Junction Temperature (TJmax) +150 °C
Human Body Model (HBM) 4000 V
ESD Rating Charged Device Model (CDM) 1000 V
Machine Model (MM) 200 V
(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may
degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond
those specified is not implied.
2Submit Documentation Feedback ©20092011, Texas Instruments Incorporated
Product Folder Link(s): TMP431 TMP432
TMP431
TMP432
www.ti.com
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
ELECTRICAL CHARACTERISTICS
At TA=40°C to +125°C and VS= 2.7V to 5.5V, unless otherwise noted. TMP431
TMP432
PARAMETER CONDITIONS MIN TYP MAX UNIT
TEMPERATURE ERROR
Local Temperature Sensor TELOCAL TA=40°C to +125°C±1.25 ±2.5 °C
TA= +0°C to +100°C, VS= 3.3V ±0.25 ±1°C
Remote Temperature Sensor(1) TEREMOTE TA= 0°C to +100°C, TDIODE =40°C to +150°C, VS= 3.3V ±0.25 ±1°C
TA=40°C to +100°C, TDIODE =40°C to +150°C, VS= 3.3V ±0.5 ±1.5 °C
TA=40°C to +125°C, TDIODE =40°C to +150°C±3±5°C
vs Supply (Local/Remote) VS= 2.7V to 5.5V ±0.2 ±0.5 °C/V
TEMPERATURE MEASUREMENT
Conversion Time (per channel)
Local Channel 12 15 17 ms
Remote Channel
RC = 1 97 126 137 ms
MBeta Correction Enabled (2)
RC = 0 36 47 52 ms
RC = 1 72 93 100 ms
MBeta Correction Disabled (3)
RC = 0 33 44 47 ms
Resolution
Local Channel 12 Bits
Remote Channel 12 Bits
Remote Sensor Source Currents
High 120 μA
Series Resistance (beta correction) (4)
Medium High 60 μA
Medium Low 12 μA
Low 6 μA
Remote Transistor Ideality Factor ηTMP431/32 optimized ideality factor 1.000(2)
1.008(3)
Beta Correction Range β0.1 27
SMBus INTERFACE
Logic Input High Voltage (SCL, SDA) VIH 2.1 V
Logic Input Low Voltage (SCL, SDA) VIL 0.8 V
Hysteresis 500 mV
SMBus Output Low Sink Current 6 mA
SDA Output Low Voltage VOL IOUT = 6mA 0.15 0.4 V
Logic Input Current 0 VIN 6V 1 +1 μA
SMBus Input Capacitance (SCL, SDA) 3 pF
SMBus Clock Frequency 3.4 MHz
SMBus Timeout 25 32 35 ms
SCL Falling Edge to SDA Valid Time 1 μs
DIGITAL OUTPUTS
Output Low Voltage VOL IOUT = 6mA 0.15 0.4 V
High-Level Output Leakage Current IOH VOUT = VS0.1 1 μA
ALERT/THERM2 Output Low Sink Current ALERT/THERM2 Forced to 0.4V 6 mA
THERM Output Low Sink Current THERM2 Forced to 0.4V 6 mA
(1) Tested with less than 5effective series resistance and 100pF differential input capacitance. TAis the ambient temperature of the
TMP431/32. TDIODE is the temperature at the remote diode sensor.
(2) Beta correction configuration set to '1000'and sensor is GND collector-connected (PNP collector to ground).
(3) Beta correction configuration set to '0111'or sensor is diode-connected (base shorted to collector).
(4) If beta correction is disabled ('0111'), then up to 1kof series line resistance is cancelled; if beta correction is enabled ('1xxx'), up to
300is cancelled.
©20092011, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s): TMP431 TMP432
TMP431
TMP432
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
At TA=40°C to +125°C and VS= 2.7V to 5.5V, unless otherwise noted. TMP431
TMP432
PARAMETER CONDITIONS MIN TYP MAX UNIT
POWER SUPPLY
Specified Voltage Range VS2.7 5.5 V
Quiescent Current IQ0.0625 Conversions per Second, VS= 3.3V 35 45 μA
Eight Conversions per Second, VS= 3.3V(5) 0.7 1 mA
Serial Bus Inactive, Shutdown Mode 3 10 μA
Serial Bus Active, fS= 400kHz, Shutdown Mode 90 μA
Serial Bus Active, fS= 3.4MHz, Shutdown Mode 350 μA
Undervoltage Lockout UVLO 2.3 2.4 2.6 V
Power-On Reset Threshold POR 1.6 2.3 V
TEMPERATURE RANGE
Specified Range 40 +125 °C
Storage Range 60 +130 °C
Thermal Resistance
MSOP-8 θJA 215 °C/W
MSOP-10 θJA 165 °C/W
(5) Beta correction disabled.
4Submit Documentation Feedback ©20092011, Texas Instruments Incorporated
Product Folder Link(s): TMP431 TMP432
1
2
3
4
8
7
6
5
SCL
SDA
GND
V+
DXP
DXN
THERM
ALERTTHERM2/
TMP431
1
2
3
4
5
10
9
8
7
6
SCL
SDA
ALERTTHERM2/
THERM
GND
V+
DXP1
DXN1
DXP2
DXN2
TMP432
TMP431
TMP432
www.ti.com
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
PIN CONFIGURATIONS
DGK PACKAGE
MSOP-8
(TOP VIEW)
TMP431 PIN ASSIGNMENTS
TMP431
NO. NAME DESCRIPTION
1 V+ Positive supply (2.7V to 5.5V)
2 DXP Positive connection to remote temperature sensor
3 DXN Negative connection to remote temperature sensor
4 THERM Thermal flag, active low, open-drain; requires pull-up resistor to V+
5 GND Ground
6 ALERT/THERM2 Alert (reconfigurable as second thermal flag), active low, open-drain; requires pull-up resistor to V+
7 SDA Serial data line for SMBus, open-drain; requires pull-up resistor to V+
8 SCL Serial clock line for SMBus, open-drain; requires pull-up resistor to V+
DGS PACKAGE
MSOP-10
(TOP VIEW)
TMP432 PIN ASSIGNMENTS
TMP432
NO. NAME DESCRIPTION
1 V+ Positive supply (2.7V to 5.5V)
2 DXP1 Channel 1 positive connection to remote temperature sensor
3 DXN1 Channel 1 negative connection to remote temperature sensor
4 DXP2 Channel 2 positive connection to remote temperature sensor
5 DXN2 Channel 2 negative connection to remote temperature sensor
6 GND Ground
7 THERM Thermal flag, active low, open-drain; requires pull-up resistor to V+
8 ALERT/THERM2 Alert (reconfigurable as second thermal flag), active low, open-drain; requires pull-up resistor to V+
9 SDA Serial data line for SMBus, open-drain; requires pull-up resistor to V+
10 SCL Serial clock line for SMBus, open-drain; requires pull-up resistor to V+
©20092011, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): TMP431 TMP432
3
2
1
0
1
2
3
-
-
-
RemoteTemperatureError( C)
°
-50 -25 0 25 50 75 100 125
AmbientTemperature,T (
AC)
°
BetaCompensationDisabled.
GNDCollector-ConnectedTransistorwithn-Factor=1.008.
3
2
1
0
1
2
3
-
-
-
LocalTemperatureError( C)
°
-50 -25 0 25 50 75 100 125
AmbientTemperature,T (
AC)
°
700
600
500
400
300
200
100
0
I ( A)m
Q
0.0625 0.125 0.25 0.5 1 2 48
ConversionRate(conversions/s)
TMP431
TMP432
V =3.3V
S
150
100
50
0
50
100
-
-
-150
RemoteTemperatureError( C)
°
0 5 10 15 20 3025
LeakageResistance(M )W
RGND (LowBeta)
RVs
RVs (LowBeta)
RGND
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0
I ( A)m
Q
2.5 3.0 3.5 4.0 4.5 5.0 5.5
V (V)
S
500
450
400
350
300
250
200
150
100
50
0
I ( A)m
Q
1k 10k 100k 1M 10M
SCLClockFrequency(Hz)
V =3.3V
S
V =5.5V
S
TMP431
TMP432
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
www.ti.com
TYPICAL CHARACTERISTICS
At TA= +25°C and VS= 3.3V, unless otherwise noted.
REMOTE TEMPERATURE ERROR LOCAL TEMPERATURE ERROR
vs TEMPERATURE vs TEMPERATURE
Figure 1. Figure 2.
REMOTE TEMPERATURE ERROR QUIESCENT CURRENT
vs LEAKAGE RESISTANCE vs CONVERSION RATE
Figure 3. Figure 4.
SHUTDOWN QUIESCENT CURRENT SHUTDOWN QUIESCENT CURRENT
vs SCL CLOCK FREQUENCY vs SUPPLY VOLTAGE
Figure 5. Figure 6.
6Submit Documentation Feedback ©20092011, Texas Instruments Incorporated
Product Folder Link(s): TMP431 TMP432
2.5
2.0
1.5
1.0
0.5
0
0.5
1.0
1.5
2.0
2.5
-
-
-
-
-
RemoteTemperatureError( C)
°
0 100 200 300 400 500
R ( )W
S
3
2
1
0
1
2
3
-
-
-
0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 2.2
Capacitance(nF)
RemoteTemperatureError( C)
°
GNDCollector-ConnectedTransistor(Auto)
Low-BetaTransistor(Disabled)
NOTE:SeeFigure12forschematicconfiguration.
Diode-Connected
Transistor(Auto,Disabled)
GNDCollector-
Connected
Transistor(Disabled)
3
2
1
0
1
2
3
-
-
-
0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 2.2
Capacitance(nF)
RemoteTemperatureError( C)
°
Low-BetaTransistor(Auto)
TMP431
TMP432
www.ti.com
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
TYPICAL CHARACTERISTICS (continued)
At TA= +25°C and VS= 3.3V, unless otherwise noted. REMOTE TEMPERATURE ERROR vs SERIES
RESISTANCE
REMOTE TEMPERATURE ERROR vs SERIES
RESISTANCE (Low-Beta Transistor)
Figure 7. Figure 8.
REMOTE TEMPERATURE ERROR REMOTE TEMPERATURE ERROR
vs DIFFERENTIAL CAPACITANCE vs DIFFERENTIAL CAPACITANCE with 45nm CPU
AT +25°C, VCC = 3.3V, RS= 0AT +25°C, VCC = 3.3V, RS= 0, Beta = 011 (AUTO)
Figure 9. Figure 10.
©20092011, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Link(s): TMP431 TMP432
(a) GNDCollector-ConnectedTransistor
DXP
DXN
RS
(1)
RS
(1)
(b) Diode-ConnectedTransistor
DXP
DXN
RS
(1)
RS
(1)
(b) Diode-ConnectedTransistor
(a) GNDCollector-ConnectedTransistor
DXP
DXN
CDIFF
(1)
DXP
DXN
CDIFF
(1)
TMP431
TMP432
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
www.ti.com
PARAMETRIC MEASUREMENT INFORMATION
TYPICAL CONNECTIONS
SERIES RESISTANCE CONFIGURATION
(1) RSshould be less than 1k; see Filtering section.
Figure 11.
DIFFERENTIAL CAPACITANCE CONFIGURATION
(1) CDIFF should be less than 2200pF; see Filtering section.
Figure 12.
8Submit Documentation Feedback ©20092011, Texas Instruments Incorporated
Product Folder Link(s): TMP431 TMP432
TMP431
TMP432
www.ti.com
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
APPLICATION INFORMATION
controlling the emitter current provided acceptable
The TMP431 (two-channel) and TMP432 temperature measurement results. At 90nm process
(three-channel) are digital temperature sensors that geometry and below, however, the beta factor
combine a local die temperature measurement continues to decrease and the premise that it is
channel and a remote junction temperature independent of collector current becomes less
measurement channel in a single MSOP-8 (TMP431) certain.
or MSOP-10 (TMP432) package. They are Two-Wire-
and SMBus interface-compatible and are specified To manage this increasing temperature measurement
over a temperature range of 40°C to +125°C. The error, the TMP431/32 control the collector current
TMP431/32 contain multiple registers for holding instead of the emitter current. The TMP431/32
configuration information, temperature measurement automatically detect and choose the correct range
results, temperature comparator maximum/minimum depending on the beta factor of the external
limits, and status information. User-programmed high transistor. This auto-ranging is performed at the
and low temperature limits stored in the TMP431/32 beginning of each temperature conversion in order to
can be used to trigger an over/under temperature correct for any changes in the beta factor as a result
alarm (ALERT) on local and remote temperatures. of temperature variation. The device can operate a
Additional thermal limits can be programmed into the PNP transistor with a beta factor as low as 0.1. See
TMP431/32 and used to trigger another flag (THERM) the Beta Compensation Configuration Register
that can be used to initiate a system response to section for further information.
rising temperatures. Series Resistance Cancellation
For proper remote temperature sensing operation, the
TMP431 requires only a transistor connected Series resistance in an application circuit that typically
between DXP and DXN; the TMP432 requires results from printed circuit board (PCB) trace
transistors conncected between DXP1 and DXN1, resistance and remote line length is automatically
and between DXP2 and DXN2. cancelled by the TMP431/32, preventing what would
otherwise result in a temperature offset. A total of up
The SCL and SDA interface pins require pull-up to 1kof series line resistance is cancelled by the
resistors as part of the communication bus, while TMP431/32 if beta correction is disabled and up to
ALERT and THERM are open-drain outputs that also 300of series line resistance is cancelled if beta
need pull-up resistors. ALERT and THERM may be correction is enabled, eliminating the need for
shared with other devices if desired for a wired-OR additional characterization and temperature offset
implementation. A 0.1μF power-supply bypass correction. See the two Remote Temperature Error vs
capacitor is recommended for good local bypassing. Series Resistance typical characteristic curves
See Figure 13 for a typical configuration of the (Figure 7 and Figure 8) for details on the effects of
TMP431; see Figure 14 for a typical configuration of series resistance on sensed remote temperature
the TMP432. error.
Beta Compensation Differential Input Capacitance
Previous generations of remote junction temperature The TMP431/32 can tolerate differential input
sensors were operated by controlling the emitter capacitance of up to 2200pF with minimal change in
current of the sensing transistor. However, temperature error. The effect of capacitance on
examination of the physics of a transistor shows that sensed remote temperature error is illustrated in
VBE is actually a function of the collector current. If Figure 9 and Figure 10,Remote Temperature Error
beta is independent of the collector current, then VBE vs Differential Capacitance. See the Filtering section
may be calculated from the emitter current. In earlier for suggested component values where filtering
generations of processors that contained PNP unwanted coupled signals is needed.
transistors connected to these temperature sensors,
©20092011, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Link(s): TMP431 TMP432
0.1 Fm10kW
(typ)
10kW
(typ)
10kW
(typ)
10kW
(typ)
TMP431
DXP
DXN
V+
1
8
7
6
4
5
3
2
R(2)
S
R(2)
SC(3)
DIFF
C(3)
DIFF
R(2)
S
R(2)
S
GND
SCL
SDA
ALERTTHERM2/
THERM
+5V
SMBus
Controller
FanController
Diode-connectedconfiguration :
(1)
SeriesResistance
GNDcollector-connectedtransistorconfiguration :
(1)
(1)Diode-connectedconfigurationprovidesbettersettlingtime.
GNDcollector-connectedtransistorconfigurationprovidesbetterseriesresistancecancellation.
(2)R (optional)shouldbe<1k inmostapplications.SelectionofRWdependson
S S
specificapplication;see section.Filtering
(3)C shouldbe<2200pF.SelectionofC
DIFF DIFF dependsonspecificapplication;
see sectionandFigure9,Filtering RemoteTemperatureErrorvsDifferentialCapacitance.
NOTES:
ALERTTHERM2/
THERM
0.1 Fm10k
(typ)
W10k
(typ)
W10k
(typ)
W10k
(typ)
W
TMP432
+5V
SCL
GND
SDA
V+
SMBus
Controller
8
5
7
6
DXP1
DXN1
1
2
3
4DXP2
DXN2
9
10
FanController
C(3)
DIFF
R(2)
S
R(2)
S
R(2)
S
C(3)
DIFF
R(2)
S
R(2)
S
C(3)
DIFF
R(2)
S
Diode-connectedconfiguration :
(1)
SeriesResistance
GNDcollector-connectedtransistorconfiguration :
(1)
(1)Diode-connectedconfigurationprovidesbettersettlingtime.
GNDcollector-connectedtransistorconfigurationprovidesbetterseriesresistancecancellation.
(2)R (optional)shouldbe<1k inmostapplications.SelectionofRWdependson
S S
specificapplication;see section.Filtering
(3)C shouldbe<2200pF.SelectionofC dependsonspecificapplication;
DIFF DIFF
see sectionandFigure9,Filtering RemoteTemperatureErrorvsDifferentialCapacitance.
NOTES:
TMP431
TMP432
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
www.ti.com
Figure 13. TMP431 Basic Connections
Figure 14. TMP432 Basic Connections
10 Submit Documentation Feedback ©20092011, Texas Instruments Incorporated
Product Folder Link(s): TMP431 TMP432
TMP431
TMP432
www.ti.com
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
Temperature Measurement Data standard binary value, as shown in Table 1,Extended
Binary column. This configuration allows
Temperature measurement data are taken over a measurement of temperatures as low as 64°C, and
default range of 0°C to +127°C for both local and as high as +191°C; however, most
remote locations. However, measurements temperature-sensing diodes only measure with the
from 55°C to +150°C can be made both locally and range of 55°C to +150°C.
remotely by reconfiguring the TMP431/32 for the
extended temperature range, as described in this Additionally, the TMP431/32 are rated only for
section. Temperature data resulting from conversions ambient local temperatures ranging from 40°C to
within the default measurement range are +125°C. Parameters in the Absolute Maximum
represented in binary form, as shown in Table 1,Ratings table must be observed.
Standard Binary column. Note that any temperature Both local and remote temperature data use two
below 0°C results in a data value of zero (00h). bytes for data storage. The high byte stores the
Likewise, temperatures above +127°C result in a temperature with 1°C resolution. The second or low
value of 127 (7Fh). The device can be set to measure byte stores the decimal fraction value of the
over an extended temperature range by changing bit temperature and allows a higher measurement
2 of Configuration Register 1 from low to high. The resolution, as shown in Table 2.
change in measurement range and data format from
standard binary to extended binary occurs at the next The measurement resolution for both the local and
temperature conversion. remote channels is 0.0625°C, and cannot be
adjusted.
For data captured in the extended temperature range
configuration, an offset of 64 (40h) is added to the
Table 1. Temperature Data Format (Local and Remote Temperature High Bytes)
LOCAL/REMOTE TEMPERATURE REGISTER
HIGH BYTE VALUE (+1°C RESOLUTION)
STANDARD BINARY(1) EXTENDED BINARY(2)
TEMP (°C) BINARY HEX BINARY HEX
64 0000 0000 00 0000 0000 00
50 0000 0000 00 0000 1110 0E
25 0000 0000 00 0010 0111 27
0 0000 0000 00 0100 0000 40
1 0000 0001 01 0100 0001 41
5 0000 0101 05 0100 0101 45
10 0000 1010 0A 0100 1010 4A
25 0001 1001 19 0101 1001 59
50 0011 0010 32 0111 0010 72
75 0100 1011 4B 1000 1011 8B
100 0110 0100 64 1010 0100 A4
125 0111 1101 7D 1011 1101 BD
127 0111 1111 7F 1011 1111 BF
150 0111 1111 7F 1101 0110 D6
175 0111 1111 7F 1110 1111 EF
191 0111 1111 7F 1111 1111 FF
(1) Resolution is 1°C/count. Negative numbers are represented in twos complement format.
(2) Resolution is 1°C/count. All values are unsigned with a 64°C offset.
space
space
©20092011, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Link(s): TMP431 TMP432
THERMHysteresisRegister
BetaCorrectionRegister
ConfigurationRegister
StatusRegister
IdentificationRegisters
ConsecutiveAlertRegister
ConversionRateRegister
LocalandRemoteLimitRegisters
LocalandRemoteTemperatureRegisters
SDA
SCL
PointerRegister
I/O
Control
Interface
TMP431
TMP432
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
www.ti.com
Table 2. Decimal Fraction Temperature Data Format (Local and Remote Temperature Low Bytes)
TEMPERATURE REGISTER LOW BYTE VALUE (0.0625°C RESOLUTION)(1)
TEMP
(°C) STANDARD AND EXTENDED BINARY HEX
0 0000 0000 00
0.0625 0001 0000 10
0.1250 0010 0000 20
0.1875 0011 0000 30
0.2500 0100 0000 40
0.3125 0101 0000 50
0.3750 0110 0000 60
0.4375 0111 0000 70
0.5000 1000 0000 80
0.5625 1001 0000 90
0.6250 1010 0000 A0
0.6875 1011 0000 B0
0.7500 1100 0000 C0
0.8125 1101 0000 D0
0.8750 1110 0000 E0
0.9375 1111 0000 F0
(1) Resolution is 0.0625°C/count. All possible values are shown. configuration information, temperature measurement
results, temperature comparator maximum/minimum,
REGISTER INFORMATION limits, and status information. These registers are
The TMP431/32 contain multiple registers for holding described in Figure 15 and in Table 3 for the
TMP431, and in Table 4 for the TMP432.
Figure 15. Internal Register Structure
12 Submit Documentation Feedback ©20092011, Texas Instruments Incorporated
Product Folder Link(s): TMP431 TMP432
TMP431
TMP432
www.ti.com
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
Table 3. TMP431 Register Map
POINTER ADDRESS
(HEX) BIT DESCRIPTIONS
POWER-ON REGISTER
READ WRITE RESET (HEX) D7 D6 D5 D4 D3 D2 D1 D0 DESCRIPTIONS
Local Temperature
00 NA(1) 00 LT11 LT10 LT9 LT8 LT7 LT6 LT5 LT4 (High Byte)
Remote
01 NA 00 RT11 RT10 RT9 RT8 RT7 RT6 RT5 RT4 Temperature (High
Byte)
02 NA 80 BUSY LHIGH LLOW RHIGH RLOW OPEN RTHRM LTHRM Status Register
Configuration
03 09 00 MASK SD AL/TH 0 0 RANGE 0 0 Register 1
Conversion Rate
04 0A 07 0 0 0 0 R3 R2 R1 R0 Register
Local Temperature
05 0B 55 LTH11 LTH10 LTH9 LTH8 LTH7 LTH6 LTH5 LTH4 High Limit (High
Byte)
Local Temperature
06 0C 00 LTL11 LTL10 LTL9 LTL8 LTL7 LTL6 LTL5 LTL4 Low Limit (High
Byte)
Remote
07 0D 55 RTH11 RTH10 RTH9 RTH8 RTH7 RTH6 RTH5 RTH4 Temperature High
Limit (High Byte)
Remote
08 0E 00 RTL11 RTL10 RTL9 RTL8 RTL7 RTL6 RTL5 RTL4 Temperature Low
Limit (High Byte)
NA 0F XX X(2) X X X X X X X One-Shot Start
Remote
10 NA 00 RT3 RT2 RT1 RT0 0 0 0 0 Temperature (Low
Byte)
Remote
13 13 00 RTH3 RTH2 RTH1 RTH0 0 0 0 0 Temperature High
Limit (Low Byte)
Remote
14 14 00 RTL3 RTL2 RTL1 RTL0 0 0 0 0 Temperature Low
Limit (Low Byte)
Local Temperature
15 NA 00 LT3 LT2 LT1 LT0 0 0 0 0 (Low Byte)
Local Temperature
16 16 00 LTH3 LTH2 LTH1 LTH0 0 0 0 0 High Limit (Low
Byte)
Local Temperature
17 17 00 LTL3 LTL2 LTL1 LTL0 0 0 0 0 Low Limit (Low
Byte)
18 18 00 NC7 NC6 NC5 NC4 NC3 NC2 NC1 NC0 N-factor Correction
Remote THERM
19 19 55(3) RTHL7 RTHL6 RTHL5 RTHL4 RTHL3 RTHL2 RTHL1 RTHL0 Limit
Configuration
1A 1A 1C 0 0 0 REN LEN RC 0 0 Register 2
1F 1F 00 0 0 0 0 0 0 RIMASK LMASK Channel Mask
20 20 55(3) LTHL7 LTHL6 LTHL5 LTHL4 LTHL3 LTHL2 LTHL1 LTHL0 Local THERM Limit
21 21 0A TH7 TH6 TH5 TH4 TH3 TH2 TH1 TH0 THERM Hysteresis
Consecutive Alert
22 22 70 0 CTH2 CTH1 CTH0 CALT2 CALT1 CALT0 0 Register
Beta Range
25 25 08 0 0 0 0 BC3 BC2 BC1 BC0 Register
NA FC 00 X(4) X X X X X X X Software Reset
FD NA 31 0 0 1 1 0 0 0 1 TMP431 Device ID
FE NA 55 0 1 0 1 0 1 0 1 Manufacturer ID
(1) NA = Not applicable; register is write- or read-only.
(2) X = Indeterminate state.
(3) TMP431C and TMP431D versions have a power-on reset value of 69h.
(4) X = Undefined. Writing any value to this register initiates a software reset; see the Software Reset section.
©20092011, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Link(s): TMP431 TMP432
TMP431
TMP432
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
www.ti.com
Table 4. TMP432 Register Map
POINTER ADDRESS BIT DESCRIPTIONS
POWER-ON REGISTER
READ WRITE RESET (HEX) D7 D6 D5 D4 D3 D2 D1 D0 DESCRIPTIONS
Local Temperature
00 NA(1) 00 LT11 LT10 LT9 LT8 LT7 LT6 LT5 LT4 (High Byte)
Remote
01 NA 00 RT11 RT10 RT9 RT8 RT7 RT6 RT5 RT4 Temperature1
(High Byte)
02 NA 80 BUSY 0 0 HIGH LOW OPEN THERM 0 Status Register
Configuration
03 09 00 MASK SD AL/TH 0 0 RANGE 0 0 Register1
Conversion Rate
04 0A 07 0 0 0 0 R3 R2 R1 R0 Register
Local Temperature
05 0B 55 LTH11 LTH10 LTH9 LTH8 LTH7 LTH6 LTH5 LTH4 High Limit (High
Byte)
Local Temperature
06 0C 00 LTL11 LTL10 LTL9 LTL8 LTL7 LTL6 LTL5 LTL4 Low Limit (High
Byte)
Remote
07 0D 55 RTH11 RTH10 RTH9 RTH8 RTH7 RTH6 RTH5 RTH4 Temperature1 High
Limit (High Byte)
Remote
08 0E 00 RTL11 RTL10 RTL9 RTL8 RTL7 RTL6 RTL5 RTL4 Temperature1 Low
Limit (High Byte)
NA 0F XX X(2) X X X X X X X One-Shot Start
Remote
10 NA 00 RT3 RT2 RT1 RT0 0 0 0 0 Temperature1 (Low
Byte)
Remote
13 13 00 RTH3 RTH2 RTH1 RTH0 0 0 0 0 Temperature1 High
Limit (Low Byte)
Remote
14 14 00 RTL3 RTL2 RTL1 RTL0 0 0 0 0 Temperature1 Low
Limit (Low Byte)
Remote
15 15 55 RTH11 RTH10 RTH9 RTH8 RTH7 RTH6 RTH5 RTH4 Temperature2 High
Limit (High Byte)
Remote
16 16 00 RTL11 RTL10 RTL9 RTL8 RTL7 RTL6 RTL5 RTL4 Temperature2 Low
Limit (High Byte)
Remote
17 17 00 RTH3 RTH2 RTH1 RTH0 0 0 0 0 Temperature2 High
Limit (Low Byte)
Remote
18 18 00 RTL3 RTL2 RTL1 RTL0 0 0 0 0 Temperature2 Low
Limit (Low Byte)
Remote Therm
19 19 55 RTHL7 RTHL6 RTHL5 RTHL4 RTHL3 RTHL2 RTHL1 RTHL0 Limit
Remote2 Therm
1A 1A 55 RTHL7 RTHL6 RTHL5 RTHL4 RTHL3 RTHL2 RTHL1 RTHL0 Limit
1B 1B 00 0 0 0 0 0 R2FAULT R1FAULT 0 Fault Status
1F 1F 00 0 0 0 0 0 R2MASK R1MASK LMASK Channel Mask
20 20 55 LTHL7 LTHL6 LTHL5 LTHL4 LTHL3 LTHL2 LTHL1 LTHL0 Local Therm Limit
Therm Limit
21 21 0A TH7 TH6 TH5 TH4 TH3 TH2 TH1 TH0 Hysteresis
Consecutive Alert
22 22 70 0 CTH2 CTH1 CTH0 CALT2 CALT1 CALT0 0 Register
Remote
23 NA 00 RT11 RT10 RT9 RT8 RT7 RT6 RT5 RT4 Temperature2
(High Byte)
Remote
24 NA 00 RT3 RT2 RT1 RT0 0 0 0 0 Temperature2 (Low
Byte)
Ch. 1 Beta Range
25 25 08 0 0 0 0 BC3 BC2 BC1 BC0 Selection
Ch. 2 Beta Range
26 26 08 0 0 0 0 BC3 BC2 BC1 BC0 Selection
N-factor Correction
27 27 00 NC7 NC6 NC5 NC4 NC3 NC2 NC1 NC0 Remote1
(1) NA = Not applicable; register is write- or read-only.
(2) Indeterminate state.
14 Submit Documentation Feedback ©20092011, Texas Instruments Incorporated
Product Folder Link(s): TMP431 TMP432
TMP431
TMP432
www.ti.com
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
Table 4. TMP432 Register Map (continued)
POINTER ADDRESS BIT DESCRIPTIONS
POWER-ON REGISTER
READ WRITE RESET (HEX) D7 D6 D5 D4 D3 D2 D1 D0 DESCRIPTIONS
N-factor Correction
28 28 00 NC7 NC6 NC5 NC4 NC3 NC2 NC1 NC0 Remote2
Local Temperature
29 NA 00 T3 T2 T1 T0 0 0 0 0 (Low Byte)
35 35 00 0 0 0 0 0 R2HIGH R1HIGH LHIGH High Limit Status
36 36 00 0 0 0 0 0 R2LOW R1LOW LLOW Low Limit Status
37 37 00 0 0 0 0 0 R2THERM R1THERM LTHERM Therm Status
Local Temperature
3D 3D 00 LTH3 LTH2 LTH1 LTH0 0 0 0 0 High Limit (Low
Byte)
Local Temperature
3E 3E 00 LTL3 LTL2 LTL1 LTL0 0 0 0 0 Low Limit (Low
Byte)
Configuration
3F 3F 3C 0 0 REN2 REN LEN RC 0 0 Register2
NA FC 00 X(3) X X X X X X X Software Reset
FD NA 32 0 0 1 1 0 0 1 0 TMP432 Device ID
FE NA 55 0 1 0 1 0 1 0 1 Manufacturer ID
(3) X = Undefined. Writing any value to this register initiates a software reset; see the Software Reset section.
space
Pointer Register The TMP431/32 contain circuitry to assure that a low
byte register read command returns data from the
Figure 15 shows the internal register structure of the same ADC conversion as the immediately preceding
TMP431/32. The 8-bit Pointer Register is used to high byte read command. This assurance remains
address a given data register. The Pointer Register valid only until another register is read. For proper
identifies which of the data registers should respond operation, the high byte of a temperature register
to a read or write command on the Two-Wire bus. should be read first. The low byte register should be
This register is set with every write command. A write read in the next read command. The low byte register
command must be issued to set the proper value in may be left unread if the LSBs are not needed.
the Pointer Register before executing a read Alternatively, the temperature registers may be read
command. Table 3 describes the pointer address of as a 16-bit register by using a single two-byte read
the registers available in the TMP431. Table 4 command from address 00h for the local channel
describes the address of the registers available in the result, or from address 01h for the remote channel
TMP432. The power-on reset (POR) value of the result (23h for the second remote channel result).
Pointer Register is 00h (0000 0000b). The high byte is output first, followed by the low byte.
Both bytes of this read operation are from the same
Temperature Registers ADC conversion. The power-on reset value of both
The TMP431 has four 8-bit registers that hold temperature registers is 00h.
temperature measurement results. The TMP432 has
six 8-bit registers that hold temperature measurement Limit Registers
results. Both the local channel and the remote The TMP431/32 have registers for setting comparator
channel have a high byte register that contains the limits for both the local and remote measurement
most significant bits (MSBs) of the temperature channels. These registers have read and write
analog-to-digital converter (ADC) result and a low capability. The High and Low Limit Registers for both
byte register that contains the least significant bits channels span two registers, as do the temperature
(LSBs) of the temperature ADC result. The local registers. The local temperature high limit is set by
channel high byte address for the TMP431/32 is 00h; writing the high byte to pointer address 0Bh and
the local channel low byte address is 15h for the writing the low byte to pointer address 16h for the
TMP431 and 29h for the TMP432. The remote TMP431 and 3Dh for the TMP432, or by using a
channel high byte is at address 01h; the remote single two-byte write command (high byte first) to
channel low byte address is 10h. For the TMP432, pointer address 0Bh.
the second remote channel high byte address is 23h;
the second remote channel low byte is 24h. These
registers are read-only and are updated by the ADC
each time a temperature measurement is completed.
©20092011, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Link(s): TMP431 TMP432
TMP431
TMP432
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
www.ti.com
The local temperature high limit is obtained by two-byte read command from pointer address 15h.
reading the high byte from pointer address 05h and The power-on reset value of the Remote
the low byte from pointer address 16h for the Temperature High Limit Register is 55h/00h (+85°C in
TMP4341 and 3Dh for the TMP432, or by using a standard temperature mode; +21°C in extended
two-byte read command from pointer address 05h. temperature mode).
The power-on reset value of the local temperature The remote temperature2 low limit for the TMP432 is
high limit is 55h/00h (+85°C in standard temperature set by writing the high byte to pointer address 16h
mode; +21°C in extended temperature mode). and writing the low byte to pointer address 18h, or by
Similarly, the local temperature low limit is set by using a two-byte write to pointer address 16h. The
writing the high byte to pointer address 0Ch and remote temperature low limit is read by reading the
writing the low byte to pointer address 17h for the high byte from pointer address 16h and the low byte
TMP431 and 3Eh for the TMP432, or by using a from pointer address 18h, or by using a two-byte read
single two-byte write command to pointer address from pointer address 16h. The power-on reset value
0Ch. The local temperature low limit is read by of the Remote Temperature Low Limit Register is
reading the high byte from pointer address 06h and 00h/00h (0°C in standard temperature mode; 64°C
the low byte from pointer address 17h and 3Eh for in extended mode).
the TMP432, or by using a two-byte read from pointer The TMP431/32 also have a THERM limit register for
address 06h. The power-on reset value of the local both the local and the remote channels. These
temperature low limit register is 00h/00h (0°C in registers are eight bits and allow for THERM limits set
standard temperature mode; 64°C in extended to 1°C resolution. The local channel THERM limit is
mode). set by writing to pointer address 20h. The remote
The remote temperature high limit for the TMP431 channel THERM limit is set by writing to pointer
(remote temperature1 high limit for the TMP432) is address 19h. The remote channel THERM2 limit for
set by writing the high byte to pointer address 0Dh the TMP432 is set by writing to pointer address 1Ah.
and writing the low byte to pointer address 13h, or by The local channel THERM limit is obtained by reading
using a two-byte write command to pointer address from pointer address 20h; the remote channel
0Dh. The remote temperature high limit is obtained THERM limit is read by reading from pointer address
by reading the high byte from pointer address 07h 19h. The remote channel THERM2 limit is read by
and the low byte from pointer address 13h, or by reading from pointer address 1Ah. The power-on
using a two-byte read command from pointer address reset value of the THERM limit registers is 55h for the
07h. The power-on reset value of the Remote TMP431A, TMP431B, TMP432A, and TMP432B
Temperature High Limit Register is 55h/00h (+85°C in (+85°C in standard temperature mode; +21°C in
standard temperature mode; +21°C in extended extended temperature mode). The power-on reset
temperature mode). value of the THERM limit registers is 69h for the
The remote temperature low limit for the TMP431 TMP431C and TMP431D (+105°C in standard
(remote temperature1 low limit for the TMP432) is set temperature mode; +41°C in extended temperature
by writing the high byte to pointer address 0Eh and mode). The THERM limit comparators also have
writing the low byte to pointer address 14h, or by hysteresis. The hysteresis of both comparators is set
using a two-byte write to pointer address 0Eh. The by writing to pointer address 21h. The hysteresis
remote temperature low limit is read by reading the value is obtained by reading from pointer address
high byte from pointer address 08h and the low byte 21h. The value in the Hysteresis Register is an
from pointer address 14h, or by using a two-byte read unsigned number (always positive). The power-on
from pointer address 08h. The power-on reset value reset value of this register is 0Ah (+10°C).
of the Remote Temperature Low Limit Register is Whenever changing between standard and extended
00h/00h (0°C in standard temperature mode; 64°Ctemperature ranges, be aware that the temperatures
in extended mode). stored in the temperature limit registers are NOT
The remote temperature2 high limit for the TMP432 is automatically reformatted to correspond to the new
set by writing the high byte to pointer address 15h temperature range format. These values must be
and writing the low byte to pointer address 17h, or by reprogrammed in the appropriate binary or extended
using a two-byte write command to pointer address binary format.
15h. The remote temperature high limit is obtained by
reading the high byte from pointer address 15h and
the low byte from pointer address 17h, or by using a
16 Submit Documentation Feedback ©20092011, Texas Instruments Incorporated
Product Folder Link(s): TMP431 TMP432
TMP431
TMP432
www.ti.com
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
Status Registers
TMP431 Status Register
Table 5. TMP431 Status Register Format
TMP431 STATUS REGISTER (Read = 02h, Write = NA)
BIT # D7 D6 D5 D4 D3 D2 D1 D0
BIT NAME BUSY LHIGH LLOW RHIGH RLOW OPEN RTHRM LTHRM
POR VALUE 0(1) 0000000
(1) The BUSY bit changes to 1almost immediately (<< 100μs) following power-up, as the TMP431 begins the first temperature conversion.
It is high whenever the TMP431 is converting a temperature reading.
space
The TMP431 has a Status Register to report the state The RHIGH bit reads as 1if the remote temperature
of the temperature comparators. Table 5 shows the has exceeded the remote high limit and remains
Status Register bits. The Status Register is read-only greater than the remote high limit less the value in
and is read by reading from pointer address 02h. the Hysteresis Register.
The BUSY bit reads as 1if the ADC is making a The LLOW and RLOW bits are not affected by the
conversion. It reads as 0if the ADC is not AL/TH bit. The LLOW bit reads as 1if the local low
converting. limit was exceeded since the last clearing of the
The OPEN bit reads as 1if the remote transistor Status Register. The RLOW bit reads as 1if the
was detected as open since the last read of the remote low limit was exceeded since the last clearing
Status Register. The OPEN status is only detected of the Status Register.
when the ADC is attempting to convert a remote The values of the LLOW, RLOW, and OPEN (as well
temperature. as LHIGH and RHIGH when AL/TH is 0) are latched
The RTHRM bit reads as 1if the remote and read as 1until the Status Register is read or a
temperature exceeds the remote THERM limit and device reset occurs. These bits are cleared by
remains greater than the remote THERM limit less reading the Status Register, provided that the
the value in the shared Hysteresis Register; see condition causing the flag to be set no longer exists.
Figure 21. The values of BUSY, LTHRM, and RTHRM (as well
as LHIGH and RHIGH when ALERT/THERM2 is 1)
The LTHRM bit reads as 1if the local temperature are not latched and are not cleared by reading the
exceeds the local THERM limit and remains greater Status Register. They always indicate the current
than the local THERM limit less the value in the state, and are updated appropriately at the end of the
shared Hysteresis Register; see Figure 21.corresponding ADC conversion. Clearing the Status
Register bits does not clear the state of the ALERT
The LHIGH and RHIGH bit values depend on the pin; an SMBus alert response address command
state of the AL/TH bit in the Configuration Register 1. must be used to clear the ALERT pin.
If the AL/TH bit is 0, the LHIGH bit reads as 1if the
local high limit was exceeded since the last clearing The TMP431 NORs LHIGH, LLOW, RHIGH, RLOW,
of the Status Register. The RHIGH bit reads as 1if and OPEN, so a status change for any of these flags
the remote high limit was exceeded since the last from 0to 1automatically causes the ALERT pin to
clearing of the Status Register. If the AL/TH bit is 1,go low (only applies when the ALERT/THERM2 pin is
the remote high limit and the local high limit are used configured for ALERT mode).
to implement a THERM2 function. LHIGH reads as 1
if the local temperature exceeds the local high limit
and remains greater than the local high limit less the
value in the Hysteresis Register.
©20092011, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Link(s): TMP431 TMP432
TMP431
TMP432
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
www.ti.com
Status Registers (continued)
TMP432 Status Register
Table 6. TMP432 Status Register Format
TMP432 STATUS REGISTER (Read = 02h, Write = NA)
BIT # D7 D6 D5 D4 D3 D2 D1 D0
BIT NAME BUSY 0 0 HIGH LOW OPEN THERM 0
POR VALUE 0(1) 0000000
(1) The BUSY bit changes to 1almost immediately (<< 100μs) following power-up, as the TMP432 begins the first temperature conversion.
It is high whenever the TMP432 is converting a temperature reading.
space
The TMP432 has a Status Register to report the state The AL/TH bit does not affect the Status Register
of the temperature comparators. Table 6 shows the LOW bit. The LOW bit reads as '1' if any of the
Status Register bits. The Status Register is read-only temperature channels go beyond the programmed
and is read by reading from pointer address 02h. low limit since the last clearing of the Status Register.
The BUSY bit reads as 1if the ADC is making a The values of the LOW and OPEN bits (as well as
conversion. It reads as 0if the ADC is not HIGH when AL/TH is '0') are latched and read as '1'
converting. until the Status Register is read or a device reset
occurs. These bits are cleared by reading the Status
The OPEN bit reads as 1if the remote transistor Register, if the condition causing the flag to be set no
was detected as open since the last read of the longer exists.
Status Register. The OPEN status is only detected
when the ADC is attempting to convert a remote The values of BUSY and THERM (as well as HIGH
temperature. when AL/TH is 1) are not latched and are not
cleared by reading the Status Register. They always
The THERM bit reads as '1' if the temperature from indicate the current state, and are updated
any channel (remote or local) has exceeded the appropriately at the end of the corresponding ADC
THERM limit and remains greater than the THERM conversion. Clearing the Status Register bits does not
limit less the value in the shared Hysteresis Register; clear the state of the ALERT pin; an SMBus alert
see Figure 21.response address command must be used to clear
the ALERT pin.
The HIGH bit value depends on the state of the
AL/TH bit in the Configuration Register 1. If the The TMP432 NORs HIGH, LOW, and OPEN, so a
AL/TH bit is '0', the HIGH bit reads '1' if any of the status change for any of these flags from 0to 1
temperature channels go beyond the programmed automatically causes the ALERT pin to go low (only
high limit since the last clearing of the Status applies when the ALERT/THERM2 pin is configured
Register. If the AL/TH bit is '1', the HIGH limit is used for ALERT mode).
to implement THERM2 function. The HIGH bit reads
as '1' if the temperature exceeds the high limit less
the value in the Hysteresis Register.
18 Submit Documentation Feedback ©20092011, Texas Instruments Incorporated
Product Folder Link(s): TMP431 TMP432
TMP431
TMP432
www.ti.com
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
Configuration Register 1 The AL/TH bit (bit 5) controls whether the ALERT pin
functions in ALERT mode or THERM2 mode. If
The Configuration Register 1 sets the temperature AL/TH = 0, the ALERT pin operates as an interrupt
range, controls shutdown mode, and determines how pin. In this mode, the ALERT pin goes low after the
the ALERT/THERM2 pin functions. The Configuration set number of consecutive out-of-limit temperature
Register is set by writing to pointer address 09h and measurements occur.
read by reading from pointer address 03h. If AL/TH = 1, the ALERT/THERM2 pin implements a
The MASK bit (bit 7) enables or disables the ALERT THERM function (THERM2). In this mode, THERM2
pin output if ALERT/THERM = 0. If ALERT/THERM = functions similar to the THERM pin except that the
1 then the MASK bit has no effect. If MASK is set to local high limit and remote high limit registers are
0, the ALERT pin goes low when one of the used for the thresholds. THERM2 goes low when
temperature measurement channels exceeds its high either RHIGH or LHIGH is set.
or low limits for the chosen number of consecutive
conversions. If the MASK bit is set to 1, the The temperature range is set by configuring bit 2 of
TMP431/32 retain the ALERT pin status, but the the Configuration Register 1. Setting this bit low
ALERT pin does not go low. configures the TMP431/32 for the standard
measurement range (0°C to +127°C); temperature
The shutdown (SD) bit (bit 6) enables or disables the conversions will be stored in the standard binary
temperature measurement circuitry. lf SD = 0, the format. Setting bit 2 high configures the TMP431/32
TMP431/32 convert continuously at the rate set in the for the extended measurement range (55°C to
conversion rate register. When SD is set to '1', the +150°C); temperature conversions are stored in the
TMP431/32 immediately stop converting and enter a extended binary format (see Table 1).
shutdown mode. When SD is set to '0' again, the
TMP431/32 resume continuous conversions. A single The remaining bits of the Configuration Register 1 are
conversion can be started when SD = 1 by writing to reserved and must always be set to 0. The power-on
the One-Shot Register. reset value for this register is 00h. Table 7
summarizes the bits of the Configuration Register 1.
Table 7. Configuration Register 1 Bit Descriptions
CONFIGURATION REGISTER 1
(Read = 03h, Write = 09h, POR = 00h)
BIT NAME FUNCTION POWER-ON RESET VALUE
0 = ALERT Enabled
7 MASK 0
1 = ALERT Masked
0 = Run
6 SD 0
1 = Shut Down
0 = ALERT Mode
5 AL/TH 0
1 = THERM Mode
4, 3 Reserved 0
0 = 0°C to +127°C
2 Temperature Range 0
1 = 55°C to +150°C
1, 0 Reserved 0
©20092011, Texas Instruments Incorporated Submit Documentation Feedback 19
Product Folder Link(s): TMP431 TMP432
TMP431
TMP432
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
www.ti.com
Configuration Register 2 The LEN bit enables the local temperature
measurement channel. If LEN = '1', the local channel
Configuration Register 2 (pointer address 1Ah for the is enabled; if LEN = '0', the local channel is disabled.
TMP431 and 3Fh for the TMP432) controls which
temperature measurement channels are enabled and The REN bit enables external temperature
whether the external channels have the resistance measurement channel 1 (connected to pins 2 and 3.)
correction feature enabled or not. If REN = '1', the external channel is enabled; if REN =
'0', the external channel is disabled.
The RC bit enables the resistance correction feature
for the external temperature channels. If RC = '1', For the TMP432 only, the REN2 bit enables the
series resistance correction is enabled; if RC = '0', second external measurement channel (connected to
resistance correction is disabled. Resistance pins 4 and 5). If REN2 = '1', the second external
correction should be enabled for most applications. channel is enabled; if REN2 = '0', the second external
However, disabling the resistance correction may channel is disabled.
yield slightly improved temperature measurement The temperature measurement sequence is local
noise performance, and reduce conversion time by channel, external channel 1, external channel 2,
about 50%, which could lower power consumption shutdown, and delay (to set conversion rate, if
when conversion rates of two per second or less are necessary). The sequence starts over with the local
selected. channel. If any of the channels are disabled, they are
skipped in the sequence. Table 8 summarizes the
bits of Configuration Register 2.
Table 8. Configuration Register 2 Bit Descriptions
CONFIGURATION REGISTER 2
(Read/Write = 1A for TMP431 3F for TMP432; POR = 1Ch for TMP431; 3Ch for TMP432)
BIT NAME FUNCTION POWER-ON RESET VALUE
7, 6 Reserved 0
0 = External channel 2 disabled 1 (TMP432)
5 REN2 1 = External channel 2 enabled 0 (TMP431)
0 = External channel 1 disabled
4 REN 1
1 = External channel 1 enabled
0 = Local channel disabled
3 LEN 1
1 = Local channel enabled
0 = Resistance correction
disabled
2 RC 1
1 = Resistance correction
enabled
1, 0 Reserved 0
20 Submit Documentation Feedback ©20092011, Texas Instruments Incorporated
Product Folder Link(s): TMP431 TMP432
TMP431
TMP432
www.ti.com
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
Conversion Rate Register TMP431/32 return to shutdown mode when that
conversion completes. The value of the data sent in
The Conversion Rate Register (pointer address 0Ah) the write command is irrelevant and is not stored by
controls the rate at which temperature conversions the TMP431/32. When the TMP431/32 are in
are performed. This register adjusts the idle time shutdown mode, an initial 200ps is required before a
between conversions but not the conversion timing one-shot command can be given. (Note: When a
itself, thereby allowing the TMP431/32 power shutdown command is issued, the TMP431/32 shut
dissipation to be balanced with the temperature down immediately, aborting the current conversion.)
register update rate. Table 9 shows the conversion This wait time only applies to the 200ps immediately
rate options and corresponding current consumption. following shutdown. One-shot commands can be
issued without delay thereafter.
One-Shot Conversions
When the TMP431/32 are in shutdown mode (SD = 1
in the Configuration Register 1), a single conversion
on both channels is started by writing any value to
the One-Shot Start Register, pointer address 0Fh.
This write operation starts one conversion; the
Table 9. Conversion Rate Register
CONVERSION RATE REGISTER (Read = 04h, Write = 0Ah, POR = 07h)
AVERAGE IQ(TYP)
(μA)
R7 R6 R5 R4 R3 R2 R1 R0 CONVERSION/SEC VS= 2.7V VS= 5.5V
0 0 0 0 0 0 0 0 0.0625 11 32
0 0 0 0 0 0 0 1 0.125 17 38
0 0 0 0 0 0 1 0 0.25 28 49
0 0 0 0 0 0 1 1 0.5 47 69
0 0 0 0 0 1 0 0 1 80 103
0 0 0 0 0 1 0 1 2 128 155
0 0 0 0 0 1 1 0 4 190 220
07h to 0Fh 8 373 413
©20092011, Texas Instruments Incorporated Submit Documentation Feedback 21
Product Folder Link(s): TMP431 TMP432
TMP431
TMP432
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
www.ti.com
Beta Compensation Configuration Register continue to be GND collector-connected in this mode,
but no beta compensation factor is applied. When the
If the Beta Compensation Configuration Register is beta correction is set to '0111' or the sensor is
set to '1xxx' (beta correction enabled) for a given diode-connected (base shorted to collector), the
remote channel at the beginning of each temperature η-factor used by the TMP431/32 is 1.008. When the
conversion, the TMP431/32 automatically detect if the beta correction configuration is set to '1xxx' (beta
sensor is diode-connected or GND correction enabled) and the sensor is GND
collector-connected, select the proper beta range, collector-connected (PNP collector to ground), the
and measure the sensor temperature appropriately. η-factor used by the TMP431/32 is 1.000. Table 10
shows the read value for the selected beta ranges
If the Beta Compensation Configuration Register is and the appropriate η-factor used for each
set to '0111' (beta correction disabled) for a given conversion.
channel, the automatic detection is bypassed and the
temperature is measured assuming a
diode-connected sensor. A PNP transistor may
Table 10. Beta Compensation Configuration Register
BCx3-BCx0 BETA RANGE DESCRIPTION η-FACTOR TIME
1000 Automatically selected range 0 (0.10 <beta <0.18) 1.000 126ms
1001 Automatically selected range 1 (0.16 <beta <0.26) 1.000 126ms
1010 Automatically selected range 2 (0.24 <beta <0.43) 1.000 126ms
1011 Automatically selected range 3 (0.35 <beta <0.78) 1.000 126ms
1100 Automatically selected range 4 (0.64 <beta <1.8) 1.000 126ms
1101 Automatically selected range 5 (1.4 <beta <9.0) 1.000 126ms
1110 Automatically selected range 6 (6.7 <beta <40.0) 1.000 126ms
1111 Automatically selected range 7 (beta >27.0) 1.000 126ms
1111 Automatically detected diode connected sensor 1.008 93ms
0000 Manually selected range 0 (0.10 <beta <0.5) 1.000 93ms
0001 Manually selected range 1 (0.13 <beta <1.0) 1.000 93ms
0010 Manually selected range 2 (0.18 <beta <2.0) 1.000 93ms
0011 Manually selected range 3 (0.3 <beta <25) 1.000 93ms
0100 Manually selected range 4 (0.5 <beta <50) 1.000 93ms
0101 Manually selected range 5 (1.1 <beta <100) 1.000 93ms
0110 Manually selected range 6 (2.4 <beta <150) 1.000 93ms
0111 Manually disabled beta correction 1.008 93ms
22 Submit Documentation Feedback ©20092011, Texas Instruments Incorporated
Product Folder Link(s): TMP431 TMP432
V V =-
BE2 BE1 ln
hkT
q
()
I
I
2
1
1.008 300
300 N
´
-ADJUST
heff =
300 1.008´
heff
NADJUST =300 -
1.000 300
300 N
´
-ADJUST
heff =
300 1.000´
heff
NADJUST =300 -
TMP431
TMP432
www.ti.com
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
η-Factor Correction Register η-correction value may be written to and read from
pointer address 27h. The η-correction value for the
The TMP431/32 allow for a different η-factor value to second remote channel is read to and written from
be used for converting remote channel pointer address 28h. The register power-on reset
measurements to temperature. The remote channel value is 00h, thus having no effect unless written to.
uses sequential current excitation to extract a
differential VBE voltage measurement to determine Table 11. η-Factor Range
the temperature of the remote transistor. Equation 1 NADJUST
relates this voltage and temperature. BINARY HEX DECIMAL η
01111111 7F 127 1.747977
(1) 00001010 0A 10 1.042759
The value ηin Equation 1 is a characteristic of the 00001000 08 8 1.035616
particular transistor used for the remote channel. 00000110 06 6 1.028571
When the beta compensation configuration is set to 00000100 04 4 1.021622
'0111' (beta compensation disabled) or the sensor is
diode-connected (base shorted to collector), the 00000010 02 2 1.014765
η-factor used by the TMP431/32 is 1.008. When the 00000001 01 1 1.011371
beta compensation configuration is set to '1000' (beta 00000000 00 0 1.008
compensation enabled) and the sensor is GND 11111111 FF 1 1.004651
collector-connected (PNP collector to ground), the 11111110 FE 2 1.001325
η-factor used by the TMP431/32 is 1.000. If the
η-factor used for the temperature conversion does not 11111100 FC 4 0.994737
match the characteristic of the sensor, then 11111010 FA 6 0.988235
temperature offset is observed. The value in the 11111000 F8 8 0.981818
η-Factor Correction Register may be used to adjust 11110110 F6 10 0.975484
the effective η-factor according to Equation 2 and 10000000 80 128 0.706542
Equation 3 for disabled beta compensation or a
diode-connected sensor. Equation 4 and Equation 5 space
may be used for enabled beta compensation and a
GND collector-connected sensor. Software Reset
The TMP431/32 may be reset by writing any value to
(2) Pointer Register FCh. This action restores the
power-on reset state to all of the TMP431/32
(3) registers as well as abort any conversion in process
and clear the ALERT and THERM pins.
(4) The TMP431/32 also support reset via the two-wire
general call address (00000000). The TMP431/32
acknowledge the general call address and respond to
(5) the second byte. If the second byte is 00000110, the
TMP431/32 execute a software reset. The
The η-correction value must be stored in TMP431/32 do not respond to other values in the
twos-complement format, yielding an effective data second byte.
range from 128 to +127. Table 11 shows the
η-factor range for both 1.008 and 1.000. For the
TMP431, the η-correction value may be written to and
read from pointer address 18h. For the TMP432, the
©20092011, Texas Instruments Incorporated Submit Documentation Feedback 23
Product Folder Link(s): TMP431 TMP432
TMP431
TMP432
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
www.ti.com
Consecutive Alert Register Identification Registers
The value in the Consecutive Alert Register (address The TMP431/32 allow for the Two-Wire bus controller
22h) determines how many consecutive out-of-limit to query the device for manufacturer and device IDs
measurements must occur on a measurement to enable the device for software identification of the
channel before the ALERT or the THERM signal is device at the particular Two-Wire bus address. The
activated. The value in this register does not affect manufacturer ID is obtained by reading from pointer
bits in the Status Register. Values of one, two, three, address FEh. The TMP431/32 both return 55h for the
or four consecutive conversions can be selected; one manufacturer code. The device ID is obtained by
conversion is the default. This function allows reading from pointer address FDh. The TMP431
additional filtering for the ALERT or the THERM pin. returns 31h for the device ID and the TMP432 returns
Table 14 shows the consecutive alert bits. For bit 32h for the device ID (see Table 3 and Table 4).
descriptions, refer to Table 12. These registers are read-only.
Table 12. Consecutive Alert Register Bit Table 13. Allowable THERM Hysteresis Values
Descriptions THERM HYSTERESIS VALUE
BIT NAME NUMBER OF TH[7:0]
CONSECUTIVE TEMPERATURE (STANDARD
OUT-OF-LIMIT (°C) BINARY) (HEX)
MEASUREMENTS 0 0000 0000 00
CALT2/CTH2 CALT1/CTH1 CALT0/CTH0 (ALERT/THERM) 1 0000 0001 01
0 0 0 1 5 0000 0101 05
0 0 1 2 10 0000 1010 0A
0 1 1 3 25 0001 1001 19
1 1 1 4 50 0011 0010 32
.75 0100 1011 4B
100 0110 0100 64
Therm Hysteresis Register 125 0111 1101 7D
The THERM Hysteresis Register, shown in Table 15,127 0111 1111 7F
stores the hysteresis value used for the THERM pin 150 1001 0110 96
alarm function. This register must be programmed 175 1010 1111 AF
with a value that is less than the Local Temperature 200 1100 1000 C8
High Limit Register value, Remote Temperature High
Limit Register value, Local THERM Limit Register 225 1110 0001 E1
value, or Remote THERM Limit Register value; 255 1111 1111 FF
otherwise, the respective temperature comparator
does not trip on the measured temperature falling
edges. Allowable hysteresis values are shown in
Table 13. The default hysteresis value is 10°C,
whether the device is operating in the standard or
extended mode setting.
Table 14. Consecutive Alert Register Format
CONSECUTIVE ALERT REGISTER
(READ = 22h, WRITE = 22h, POR = 70h)
BIT # D7 D6 D5 D4 D3 D2 D1 D0
BIT NAME 0 CTH2 CTH1 CTH0 CALT2 CALT1 CALT0 0
POR VALUE 01110000
Table 15. THERM Hysteresis Register Format
THERM HYSTERESIS REGISTER
(Read = 21h, Write = 21h, POR = 0Ah)
BIT # D7 D6 D5 D4 D3 D2 D1 D0
BIT NAME TH7 TH6 TH5 TH4 TH3 TH2 TH1 TH0
POR VALUE 00001010
24 Submit Documentation Feedback ©20092011, Texas Instruments Incorporated
Product Folder Link(s): TMP431 TMP432
TMP431
TMP432
www.ti.com
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
Bus Overview Read/Write Operations
The TMP431/32 are SMBus interface-compatible. In Accessing a particular register on the TMP431/32 is
SMBus protocol, the device that initiates the transfer accomplished by writing the appropriate value to the
is called a master, and the devices controlled by the Pointer Register. The value for the Pointer Register is
master are slaves. The bus must be controlled by a the first byte transferred after the slave address byte
master device that generates the serial clock (SCL), with the R/W bit low. Every write operation to the
controls the bus access, and generates the START TMP431/32 require a value for the Pointer Register
and STOP conditions. (see Figure 17).
To address a specific device, a START condition is When reading from the TMP431/32, the last value
initiated. START is indicated by pulling the data line stored in the Pointer Register by a write operation is
(SDA) from a high to low logic level while SCL is used to determine which register is read by a read
high. All slaves on the bus shift in the slave address operation. To change the register pointer for a read
byte, with the last bit indicating whether a read or operation, a new value must be written to the Pointer
write operation is intended. During the ninth clock Register. This transaction is accomplished by issuing
pulse, the slave being addressed responds to the a slave address byte with the R/W bit low, followed
master by generating an Acknowledge and pulling by the Pointer Register byte. No additional data are
SDA low. required. The master can then generate a START
condition and send the slave address byte with the
Data transfer is then initiated and sent over eight R/W bit high to initiate the read command. See
clock pulses followed by an Acknowledge bit. During Figure 18 for details of this sequence. If repeated
data transfer SDA must remain stable while SCL is reads from the same register are desired, it is not
high, because any change in SDA while SCL is high necessary to continually send the Pointer Register
is interpreted as a control signal. bytes, because the TMP431/32 retain the Pointer
Register value until it is changed by the next write
Once all data have been transferred, the master operation. Note that register bytes are sent MSB first,
generates a STOP condition. STOP is indicated by followed by the LSB.
pulling SDA from low to high, while SCL is high.
TIMING DIAGRAMS
Serial Interface The TMP431/32 are Two-Wire and
The TMP431/32 operate only as slave devices on SMBus-compatible. Figure 16 to Figure 20 describe
either the Two-Wire bus or the SMBus. Connections the various operations on the TMP431/32. Bus
to either bus are made via the open-drain I/O lines, definitions are given below. Parameters for Figure 16
SDA and SCL. The SDA and SCL pins feature are defined in Table 16.
integrated spike suppression filters and Schmitt
triggers to minimize the effects of input spikes and Bus Idle: Both SDA and SCL lines remain high.
bus noise. The TMP431/32 support the transmission
protocol for fast (1kHz to 400kHz) and high-speed Start Data Transfer: A change in the state of the
(1kHz to 3.4MHz) modes. All data bytes are SDA line, from high to low, while the SCL line is high,
transmitted MSB first. defines a START condition. Each data transfer is
initiated with a START condition.
Serial Bus Address Stop Data Transfer: A change in the state of the
SDA line from low to high while the SCL line is high
To communicate with the TMP431/32, the master defines a STOP condition. Each data transfer
must first address slave devices via a slave address terminates with a STOP or a repeated START
byte. The slave address byte consists of seven condition.
address bits, and a direction bit that indicates the
intent of executing a read or write operation. Data Transfer: The number of data bytes transferred
between a START and a STOP condition is not
The address of the TMP431A/32A/31C is 4Ch limited and is determined by the master device. The
(1001100b). The address of the TMP431B/32B/31D receiver acknowledges the transfer of data.
is 4Dh (1001101b).
©20092011, Texas Instruments Incorporated Submit Documentation Feedback 25
Product Folder Link(s): TMP431 TMP432
SCL
SDA
t(LOW) tRtFt(HDSTA)
t(HDSTA)
t(HDDAT)
t(BUF)
t(SUDAT)
t(HIGH) t(SUSTA) t(SUSTO)
P S S P
TMP431
TMP432
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
www.ti.com
Acknowledge: Each receiving device, when period of the Acknowledge clock pulse. Setup and
addressed, is obliged to generate an Acknowledge hold times must be taken into account. On a master
bit. A device that acknowledges must pull down the receive, data transfer termination can be signaled by
SDA line during the Acknowledge clock pulse in such the master generating a Not-Acknowledge on the last
a way that the SDA line is stable low during the high byte that has been transmitted by the slave.
Figure 16. Two-Wire Timing Diagram
Table 16. Timing Diagram Definitions for Figure 16
FAST MODE HIGH-SPEED MODE
PARAMETER MIN MAX MIN MAX UNITS
SCL Operating Frequency f(SCL) 0.001 0.4 0.001 3.4 MHZ
Bus Free Time Between STOP ns
t(BUF) 600 160
and START Condition
Hold time after repeated START
condition. After this period, the t(HDSTA) 100 100 ns
first clock is generated.
Repeated START Condition Setup t(SUSTA) 100 100 ns
Time
STOP Condition Setup Time t(SUSTO) 100 100 ns
Data Hold Time t(HDDAT) 0(1) 0(2) ns
Data Setup Time t(SUDAT) 100 10 ns
SCL Clock LOW Period t(LOW) 1300 160 ns
SCL Clock HIGH Period t(HIGH) 600 60 ns
Clock/Data Fall Time tF300 160 ns
Clock/Data Rise Time 300 160 ns
tR
for SCLK 100kHz 1000 ns
(1) For cases with fall time of SCL less than 20ns and/or the rise time or fall time of SDA less than 20ns, the hold time should be greater
than 20ns.
(2) For cases with fall time of SCL less than 10ns and/or the rise or fall time of SDA less than 10ns, the hold time should be greater than
10ns.
26 Submit Documentation Feedback ©20092011, Texas Instruments Incorporated
Product Folder Link(s): TMP431 TMP432
Frame 1 Two- Wire Slave Address Byte Frame 2 Pointer Register Byte
Frame 4 Data Byte 2
1
Start By
Master
ACK By
TMP431 A/31CA/32
ACK By
TMP431 A/31CA/32
ACK By
TMP431 A/
31C
A/32
Stop By
Master
1 9 1
1
D7 D6 D5 D4 D3 D2 D1 D0
9
Frame 3 Data Byte 1
ACK By
TMP431 A/31CA/32
1
D7
SDA
(Continued)
SCL
(Continued)
D6 D5 D4 D3 D2 D1 D0
9
9
SDA
SCL
0 0 1 1 0 0(1) R/W P7 P6 P5 P4 P3 P2 P1 P0
¼
¼
NOTE (1): Slave address 1001100 (TMP431A/32A/31C) shown. Slave address changes for TMP431B/32B/31D. See table for more details.Ordering Information
Frame 1 Two-Wire Slave Address Byte Frame 2 Pointer Register Byte
1
Start By
Master
ACK By
TMP431A/32A/31C
ACK By
TMP431 A/31CA/32
Frame 3 Two-Wire Slave Address Byte Frame 4 Data Byte 1 Read Register
Start By
Master
ACK By
TMP431 A/31CA/32
NACK By
Master(2)
From
TMP431 A/31CA/32
1 9 1 9
1 9 1 9
SDA
SCL
0 0 1 R/WP7 P6 P5 P4 P3 P2 P1 P0
SDA
(Continued)
SCL
(Continued)
1 0 0 1
1 0 0(1)
1 0 0(1) R/WD7 D6 D5 D4 D3 D2 D1 D0
(1) Slave address 1001100 (TMP431A/32A/31C) shown. Slave address changes for TMP431B/32B/31D. See table for more details.Ordering Information
(2) Master should leave SDA high to terminate a single-byte read operation.
NOTES:
TMP431
TMP432
www.ti.com
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
Figure 17. Two-Wire Timing Diagram for Write Word Format
Figure 18. Two-Wire Timing Diagram for Single-Byte Read Format
©20092011, Texas Instruments Incorporated Submit Documentation Feedback 27
Product Folder Link(s): TMP431 TMP432
Frame 1 Two-Wire Slave Address Byte Frame 2 Pointer Register Byte
1
Start By
Master
ACK By
TMP431 A/31CA/32
ACK By
TMP431 A/31CA/32
Frame 3 Two-Wire Slave Address Byte Frame 4 Data Byte 1 Read Register
Start By
Master
ACK By
TMP431 A/31CA/32
ACK By
Master
From
TMP431 A/31CA/32
1 9 1 9
1 9 1 9
SDA
SCL
0 0 1 R/W P7 P6 P5 P4 P3 P2 P1 P0
SDA
(Continued)
SCL
(Continued)
SDA
(Continued)
SCL
(Continued)
1 0 0 1
1 0 0(1)
1 0 0(1) R/W D7 D6 D5 D4 D3 D2 D1 D0
Frame 5 Data Byte 2 Read Register
Stop By
Master
NACK By
Master(2)
From
TMP431 A/31CA/32
1 9
D7 D6 D5 D4 D3 D2 D1 D0
(1) Slave address 1001100 (TMP431A/32A/31C) shown. Slave address changes for TMP431B/32B/31D. See table for more details.Ordering Information
(2) Master should leave SDA high to terminate a two-byte read operation.
NOTES:
Frame 1 SMBus ALERT Response Address Byte Frame 2 Slave Address Byte
Start By
Master
ACK By
TMP431A/32A/31C
From
TMP431A/32A/31C
NACK By
Master
Stop By
Master
1 9 1 9
SDA
SCL
ALERT
0 0 0 1 1 0 0 R/W 1 0 0 1 1 0 0(1) Status
NOTE (1): Slave address 1001100 (TMP431A/32A/31C) shown. Slave address changes for TMP431B/32B/31D. See table for more details.Ordering Information
TMP431
TMP432
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
www.ti.com
Figure 19. Two-Wire Timing Diagram for Two-Byte Read Format
Figure 20. Timing Diagram for SMBus ALERT
28 Submit Documentation Feedback ©20092011, Texas Instruments Incorporated
Product Folder Link(s): TMP431 TMP432
TMP431
TMP432
www.ti.com
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
High-Speed Mode Hysteresis Register. The allowable values of
hysteresis are shown in Table 13. The default
In order for the Two-Wire bus to operate at hysteresis is 10°C. When the ALERT/THERM2 pin is
frequencies above 400kHz, the master device must configured as a second thermal alarm (Configuration
issue a High-speed mode (Hs-mode) master code Register: bit 7 = x, bit 5 = 1), it functions the same as
(00001XXX) as the first byte after a START condition THERM, but uses the temperatures stored in the
to switch the bus to high-speed operation. The Local/Remote Temperature High Limit Registers to
TMP431/32 do not acknowledge this byte, but switch set its comparison range.
the input filters on SDA and SCL and the output filter
on SDA to operate in Hs-mode, allowing transfers at When ALERT/THERM2 is configured as ALERT
up to 3.4MHz. After the Hs-mode master code has (Configuration Register 1: bit 7 = 0, bit 5 = 0), the pin
been issued, the master transmits a Two-Wire slave asserts low when either the measured local or remote
address to initiate a data transfer operation. The bus temperature violates the range limit set by the
continues to operate in Hs-mode until a STOP corresponding Local/Remote Temperature High/Low
condition occurs on the bus. Upon receiving the Limit Registers. This alert function can be configured
STOP condition, the TMP431/32 switch the input and to assert only if the range is violated a specified
output filter back to fast-mode operation. number of consecutive times (1, 2, 3, or 4). The
consecutive violation limit is set in the Consecutive
Alert Register. False alerts that occur as a result of
Timeout Function environmental noise can be prevented by requiring
The serial interface of the TMP431/32 resets if either consecutive faults. ALERT also asserts low if the
SCL or SDA are held low for 32ms (typical) between remote temperature sensor is open-circuit. When the
a START and STOP condition. If the TMP431/32 are MASK function is enabled (Configuration Register 1:
holding the bus low, it releases the bus and waits for bit 7 = 1), ALERT is disabled (that is, masked).
a START condition. ALERT resets when the master reads the device
address, as long as the condition that caused the
THERM and ALERT/THERM2 alert no longer persists, and the Status Register has
been reset.
The TMP431/32 have two pins dedicated to alarm
functions, the THERM and ALERT/THERM2 pins. SMBus Alert Function
Both pins are open-drain outputs that each require a
pull-up resistor to V+. These pins can be wire-ORed The TMP431/32 support the SMBus Alert function.
together with other alarm pins for system monitoring When pin 6 (for the TMP431) or pin 8 (for the
of multiple sensors. The THERM pin provides a TMP432) is configured as an alert output, the ALERT
thermal interrupt that cannot be software disabled. pin of the TMP431/32 may be connected as an
The ALERT pin is intended for use as an earlier SMBus Alert signal. When a master detects an alert
warning interrupt, and can be software disabled, or condition on the ALERT line, the master sends an
masked. The ALERT/THERM2 pin can also be SMBus Alert command (00011001) on the bus. If the
configured for use as THERM2, a second THERM pin ALERT pin of the TMP431/32 is active, the devices
(Configuration Register 1: AL/TH bit = 1). The default acknowledge the SMBus Alert command and respond
setting configures pin 6 for the TMP431 and pin 8 for by returning the slave address on the SDA line. The
the TMP432 to function as ALERT (AL/TH = 0). eighth bit (LSB) of the slave address byte indicates
whether the temperature exceeding one of the
The THERM pin asserts low when either the temperature high limit settings or falling below one of
measured local or remote temperature is outside of the temperature low limit settings caused the alert
the temperature range programmed in the condition. This bit is high if the temperature is greater
corresponding Local/Remote THERM Limit Register. than or equal to one of the temperature high limit
The THERM temperature limit range can be settings; this bit is low if the temperature is less than
programmed with a wider range than that of the limit one of the temperature low limit settings. See
registers, which allows ALERT to provide an earlier Figure 21 for details of this sequence.
warning than THERM. The THERM alarm resets
automatically when the measured temperature
returns to within the THERM temperature limit range
minus the hysteresis value stored in the THERM
©20092011, Texas Instruments Incorporated Submit Documentation Feedback 29
Product Folder Link(s): TMP431 TMP432
Measured
Temperature
THERMLimitandALERTHighLimit
ALERTLowLimitandTHERMLimitHysteresis
THERM
ALERT
SMBusALERT
Read Read
Time
Read
TMP431
TMP432
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
www.ti.com
Figure 21. SMBus Alert Timing Diagram
If multiple devices on the bus respond to the SMBus
Alert command, arbitration during the slave address Undervoltage Lockout
portion of the SMBus Alert command determines The TMP431/32 sense when the power-supply
which device clears its alert status. If the TMP431/32 voltage has reached a minimum voltage level for the
win the arbitration, the ALERT pin becomes inactive ADC to function. The detection circuitry consists of a
at the completion of the SMBus Alert command. If the voltage comparator that enables the ADC after the
TMP431/32 lose the arbitration, the ALERT pin power supply (V+) exceeds 2.45V (typical). The
remains active. comparator output is continuously checked during a
conversion. The TMP431/32 do not perform a
Shutdown Mode (SD) temperature conversion if the power supply is not
The TMP431/32 shutdown mode allows the user to valid. The last valid measured temperature is used for
save maximum power by shutting down all device the temperature measurement result.
circuitry other than the serial interface, reducing
current consumption to typically less than 3µA; see General Call Reset
typical characteristic curve Shutdown Quiescent The TMP431/32 support reset via the Two-Wire
Current vs Supply Voltage (Figure 6). Shutdown General Call address 00h (0000 0000b). The
mode is enabled when the SD bit of the Configuration TMP431/32 acknowledge the General Call address
Register 1 is high; the device shuts down and respond to the second byte. If the second byte is
immediately, aborting the current conversion. When 06h (0000 0110b), the TMP431/32 execute a
SD is low, the device maintains a continuous software reset. This software reset restores the
conversion state. power-on reset state to all TMP431/32 registers,
aborts any conversion in progress, and clears the
Sensor Fault ALERT and THERM pins. The TMP431/32 take no
The TMP431/32 can sense a fault at the DXP input action in response to other values in the second byte.
that results from an incorrect diode connection or an
open circuit. The detection circuitry consists of a Filtering
voltage comparator that trips when the voltage at Remote junction temperature sensors are usually
DXP exceeds (V+) 0.6V (typical). The comparator implemented in noisy environments. Noise is
output is continuously checked during a conversion. If frequently generated by fast digital signals and if not
a fault is detected, the last valid measured filtered properly can induce errors that corrupt
temperature is used for the temperature temperature measurements. The TMP431/32 have a
measurement result, the OPEN bit (Status Register, built-in 65kHz filter on the inputs of DXP and DXN to
bit 2) is set high, and, if the alert function is enabled, minimize the effects of noise. However, a differential
ALERT asserts low. low-pass filter can help attenuate unwanted coupled
When not using the remote sensor with the signals. Exact component values are
TMP431/32, the DXP and DXN inputs must be application-specific. It is also recommended that the
connected together to prevent meaningless fault capacitor value remains between 0pF to 2200pF with
warnings. a series resistance less than 1k.
30 Submit Documentation Feedback ©20092011, Texas Instruments Incorporated
Product Folder Link(s): TMP431 TMP432
T =
ERR ´ °[273.15+T( C)]
h - 1.008
1.008
()
T =
ERR ´ °(273.15+100 C)
1.004 1.008
1.008
-
()
T =1.48 C
ERR °
TMP431
TMP432
www.ti.com
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
Remote Sensing 3. Base resistance <100.
4. Tight control of VBE characteristics indicated by
The TMP431/32 are designed to be used with either small variations in hFE (that is, 50 to 150).
discrete transistors or substrate transistors built into
processor chips and ASICs. Either NPN- or PNP-type Based on these criteria, two recommended
transistors can be used, as long as the base-emitter small-signal transistors are the 2N3904 (NPN) or
junction is used as the remote temperature sense. 2N3906 (PNP).
NPN transistors must be diode-connected. PNP
transistors can either be transistor- or diode- Measurement Accuracy and Thermal
connected (see Figure 13). Considerations
Errors in remote temperature sensor readings are The temperature measurement accuracy of the
typically the consequence of the ideality factor and TMP431/32 depends on the remote and/or local
current excitation used by the TMP431/32 versus the temperature sensor being at the same temperature
manufacturer-specified operating current for a given as the system point being monitored. Clearly, if the
transistor. Some manufacturers specify a high-level temperature sensor is not in good thermal contact
and low-level current for the temperature-sensing with the part of the system being monitored, then
substrate transistors. The TMP431/32 use 6μA for there will be a delay in the response of the sensor to
ILOW and 120μA for IHIGH. The TMP431/32 allow for a temperature change in the system. For remote
different η-factor values; see the η-Factor Correction temperature sensing applications that use a substrate
Register section. transistor (or a small, SOT23 transistor) placed close
to the device being monitored, this delay is usually
The ideality factor (η) is a measured characteristic of not a concern.
a remote temperature sensor diode as compared to
an ideal diode. The ideality factor for the TMP431/32 The local temperature sensor inside the TMP431/32
is trimmed to be 1.008. For transistors whose ideality monitors the ambient air around the device. The
factor does not match the TMP431/32, Equation 6 thermal time constant for the TMP431/32 is
can be used to calculate the temperature error. Note approximately 2 seconds. This constant implies that if
that for the equation to be used correctly, actual the ambient air changes quickly by 100°C, it would
temperature (°C) must be converted to Kelvin (K). take the TMP431/32 about 10 seconds (that is, five
thermal time constants) to settle to within 1°C of the
final value. In most applications, the TMP431/32
package is in thermal contact with the printed circuit
Where: board (PCB), as well as subjected to forced airflow.
η = Ideality factor of remote temperature sensor The accuracy of the measured temperature directly
depends on how accurately the PCB and forced
T(°C) = actual temperature airflow temperatures represent the temperature that
TERR = Error in TMP431/32 reading due to η the TMP431/32 is measuring. Additionally, the
1.008 internal power dissipation of the TMP431/32 can
Degree delta is the same for °C and K (6) cause the temperature to rise above the ambient or
For n= 1.004 and T(°C) = 100°C: PCB temperature. The internal power dissipated as a
result of exciting the remote temperature sensor is
negligible because of the small currents used. For a
5.5V supply and maximum conversion rate of eight
conversions per second, the TMP431/32 dissipate
(7) 1.82mW (PDIQ = 5.5V ×330μA). If both the
ALERT/THERM2 and THERM pins are each sinking
If a discrete transistor is used as the remote 1mA, an additional 0.8mW is dissipated (PDOUT =
temperature sensor with the TMP431/32, the best 1mA ×0.4V + 1mA ×0.4V = 0.8mW). Total power
accuracy can be achieved by selecting the transistor dissipation is then 2.62mW (PDIQ + PDOUT) and, with
according to the following criteria: an θJA of 150°C/W, causes the junction temperature
1. Base-emitter voltage >0.25V at 6μA, at the to rise approximately 0.393°C above the ambient.
highest sensed temperature.
2. Base-emitter voltage <0.95V at 120μA, at the
lowest sensed temperature.
©20092011, Texas Instruments Incorporated Submit Documentation Feedback 31
Product Folder Link(s): TMP431 TMP432
V+
DXP
DXN
GND
GroundorV+layer
onbottomand/or
top,ifpossible.
1
2
3
4
8
7
6
5
TMP431
0.1 FCapacitorm
PCBVia PCBVia
V+ GND
DXP
DXN
110
2
3
4
8
7
6
5
9
TMP432
0.1 FCapacitorm
PCBVia PCBVia
V+ GND
DXP1
DXP2
DXN1
DXN2
TMP431
TMP432
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
www.ti.com
Layout Considerations
Remote temperature sensing on the TMP431/32
measures very small voltages using very low
currents; therefore, noise at the IC inputs must be
minimized. Most applications using the TMP431/32
have high digital content, with several clocks and
logic level transitions creating a noisy environment.
Layout should conform to the following guidelines:
1. Place the TMP431/32 as close to the remote
junction sensor as possible.
2. Route the DXP and DXN traces next to each
other and shield them from adjacent signals
through the use of ground guard traces, as
shown in Figure 22. If a multilayer PCB is used,
bury these traces between ground or VDD planes
to shield them from extrinsic noise sources. 5 mil Note: Use 5 mil (.005 in, or 0,127 mm) traces
(0,127 mm) PCB traces are recommended. with 5 mil (.005 in, or 0,127 mm) spacing.
3. Minimize additional thermocouple junctions
caused by copper-to-solder connections. If these Figure 22. Example Signal Traces
junctions are used, make the same number and
approximate locations of copper-to-solder
connections in both the DXP and DXN
connections to cancel any thermocouple effects.
4. Use a 0.1μF local bypass capacitor directly
between the V+ and GND of the TMP431/32.
Figure 23 shows the suggested bypass capacitor
placement for the TMP431/32. This capacitance
includes any cable capacitance between the
remote temperature sensor and TMP431/32.
5. If the connection between the remote
temperature sensor and the TMP431/32 is less
than 8 inches (20,32 cm), use a twisted-wire pair
connection. Beyond 8 inches, use a twisted,
shielded pair with the shield grounded as close to
the TMP431/32 as possible. Leave the remote
sensor connection end of the shield wire open to
avoid ground loops and 60Hz pickup.
6. Thoroughly clean and remove all flux residue in
and around the pins of the TMP431/32 to avoid
temperature offset readings as a result of leakage
paths between DXP or DXN and GND, or
between DXP or DXN and V+.
Figure 23. Suggested Bypass Capacitor
Placement
32 Submit Documentation Feedback ©20092011, Texas Instruments Incorporated
Product Folder Link(s): TMP431 TMP432
TMP431
TMP432
www.ti.com
SBOS441C SEPTEMBER 2009REVISED FEBRUARY 2011
REVISION HISTORY
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision B (April, 2010) to Revision C Page
Added Therm high limit column to Package Information table ............................................................................................. 2
Added TMP431C, TMP431D device information .................................................................................................................. 2
Added footnote (4) to TMP431 Register Map ..................................................................................................................... 13
Revised information about power-on reset value of THERM limit registers in Limit Registers section .............................. 16
Updated Serial Bus Address section for TMP431C/TMP431D device versions ................................................................ 25
Revised Figure 17 ............................................................................................................................................................... 27
Updated Figure 18 .............................................................................................................................................................. 27
Changed Figure 19 ............................................................................................................................................................. 28
Revised Figure 20 ............................................................................................................................................................... 28
Changes from Revision A (November, 2009) to Revision B Page
Corrected Equation 7 .......................................................................................................................................................... 31
©20092011, Texas Instruments Incorporated Submit Documentation Feedback 33
Product Folder Link(s): TMP431 TMP432
PACKAGE OPTION ADDENDUM
www.ti.com 16-Aug-2012
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status (1) Package Type Package
Drawing Pins Package Qty Eco Plan (2) Lead/
Ball Finish MSL Peak Temp (3) Samples
(Requires Login)
TMP431ADGKR ACTIVE VSSOP DGK 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAUAGLevel-2-260C-1 YEAR
TMP431ADGKT ACTIVE VSSOP DGK 8 250 Green (RoHS
& no Sb/Br) CU NIPDAUAGLevel-2-260C-1 YEAR
TMP431BDGKR ACTIVE VSSOP DGK 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAUAGLevel-2-260C-1 YEAR
TMP431BDGKT ACTIVE VSSOP DGK 8 250 Green (RoHS
& no Sb/Br) CU NIPDAUAGLevel-2-260C-1 YEAR
TMP431CDGKR ACTIVE VSSOP DGK 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TMP431CDGKT ACTIVE VSSOP DGK 8 250 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TMP431DDGKR ACTIVE VSSOP DGK 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TMP431DDGKT ACTIVE VSSOP DGK 8 250 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TMP432ADGSR ACTIVE MSOP DGS 10 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TMP432ADGST ACTIVE MSOP DGS 10 250 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TMP432BDGSR ACTIVE MSOP DGS 10 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TMP432BDGST ACTIVE MSOP DGS 10 250 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
PACKAGE OPTION ADDENDUM
www.ti.com 16-Aug-2012
Addendum-Page 2
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
TMP431ADGKR VSSOP DGK 8 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
TMP431ADGKT VSSOP DGK 8 250 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
TMP431BDGKR VSSOP DGK 8 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
TMP431BDGKT VSSOP DGK 8 250 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
TMP431CDGKR VSSOP DGK 8 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
TMP431CDGKT VSSOP DGK 8 250 177.8 12.4 5.3 3.4 1.4 8.0 12.0 Q1
TMP431DDGKR VSSOP DGK 8 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
TMP431DDGKT VSSOP DGK 8 250 177.8 12.4 5.3 3.4 1.4 8.0 12.0 Q1
TMP432ADGSR MSOP DGS 10 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
TMP432ADGSR MSOP DGS 10 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
TMP432ADGST MSOP DGS 10 250 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
TMP432ADGST MSOP DGS 10 250 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
TMP432BDGSR MSOP DGS 10 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
TMP432BDGSR MSOP DGS 10 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
TMP432BDGST MSOP DGS 10 250 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
TMP432BDGST MSOP DGS 10 250 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 16-Aug-2012
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TMP431ADGKR VSSOP DGK 8 2500 366.0 364.0 50.0
TMP431ADGKT VSSOP DGK 8 250 366.0 364.0 50.0
TMP431BDGKR VSSOP DGK 8 2500 366.0 364.0 50.0
TMP431BDGKT VSSOP DGK 8 250 366.0 364.0 50.0
TMP431CDGKR VSSOP DGK 8 2500 358.0 335.0 35.0
TMP431CDGKT VSSOP DGK 8 250 202.0 201.0 28.0
TMP431DDGKR VSSOP DGK 8 2500 358.0 335.0 35.0
TMP431DDGKT VSSOP DGK 8 250 202.0 201.0 28.0
TMP432ADGSR MSOP DGS 10 2500 358.0 335.0 35.0
TMP432ADGSR MSOP DGS 10 2500 366.0 364.0 50.0
TMP432ADGST MSOP DGS 10 250 366.0 364.0 50.0
TMP432ADGST MSOP DGS 10 250 358.0 335.0 35.0
TMP432BDGSR MSOP DGS 10 2500 358.0 335.0 35.0
TMP432BDGSR MSOP DGS 10 2500 366.0 364.0 50.0
TMP432BDGST MSOP DGS 10 250 358.0 335.0 35.0
TMP432BDGST MSOP DGS 10 250 366.0 364.0 50.0
PACKAGE MATERIALS INFORMATION
www.ti.com 16-Aug-2012
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All
semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time
of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which
have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such
components to meet such requirements.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated