MC6802 MC6808 MC6802NS

MICROPROCESSOR WITH CLOCK AND OPTIONAL RAM

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721

The MC6802 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the present MC6800 plus an internal clock oscillator and driver on the same chip. In addition, the MC6802 has 128 bytes of on-board RAM located at hex addresses \$0000 to \$007F. The first 32 bytes of RAM, at hex addresses \$0000 to \$001F, may be retained in a low power mode by utilizing VCC standby; thus, facilitating memory retention during a power-down situation.

The MC6802 is completely software compatible with the MC6800 as well as the entire M6800 family of parts. Hence, the MC6802 is expandable to 64K words.


The MC6802NS is identical to the MC6802 without standby RAM feature. The MC6808 is identical to the MC6802 without on-board RAM.

- On-Chip Clock Circuit
- 128×8 Bit On-Chip RAM
- 32 Bytes of RAM are Retainable
- Software-Compatible with the MC6800
- Expandable to 64K Words
- Standard TTL-Compatible Inputs and Outputs
- 8-Bit Word Size
- 16-Bit Memory Addressing
- Interrupt Capability

MOS

(N-CHANNEL, SILICON-GATE, DEPLETION LOAD)

MICROPROCESSOR WITH CLOCK AND OPTIONAL RAM



ORDERING INFORMATION


Package Type	Frequency (MHz)	Temperature	Order Number
Ceramic	1.0	0°C to 70°C	MC6802L
L Suffix	1.0	– 40°C to 85°C	MC6802CL
	1.0	0°C to 70°C	MC6802NSL
	1.0	0°C to 70°C	MC6808L
	1.5	0°C to 70°C	MC68A02L
	1.5	- 40°C to 85°C	MC68A02CL
	1.5	0°C to 70°C	MC68A08L
	2.0	0°C to 70°C	MC68B02L
	2.0	0°C to 70°C	MC68B08L
Plastic	1.0	0°C to 70°C	MC6802P
P Suffix	1.0	-40°C to 85°C	MC6802CP
	1.0	0°C to 70°C	MC6802NSP
	1.0	0°C to 70°C	MC6808P
	1.5	0°C to 70°C	MC68A02P
	1.5	-40°C to 85°C	MC68A02CP
1	1.5	0°C to 70°C	MC68A08P
	2.0	0°C to 70°C	MC68B02P
	2.0	0°C to 70°C	MC68B08P

PIN ASSIGNMENT

∨ss t	1 •	40 RESET
HALT	2	39 DEXTAL
MR	3	38 XTAL
TRO	4	37 1 E
VMA	5	36 7 RE**
NMI	6	35 VCC Standby*
ВА Ц	7	34 1 R/W
vcc t	8	33 D D0
40 	9	32 D D1
A1 d	10	31 D2
A2 [11	30 D D3
АЗ Д	12	29 D D4
A4 [13	28 D D5
A5 [14	27 D D6
A6 [15	26 D D7
A7 d	16	25 1 A15
A8 [17	24 D A14
A9 [18	23 A13
A10 [19	22 A12
A11 [20	21 V _{SS}

- *Pin 35 must be tied to 5 V on the MC6802NS
- * * Pin 36 must be tied to ground for the MC6808

TYPICAL MICROCOMPUTER



This block diagram shows a typical cost effective microcomputer. The MPU is the center of the microcomputer system and is shown in a minimum system interfacing with a ROM combination chip. It is not intended that this system be limited to this function but that it be expandable with other parts in the M6800 Microcomputer family.

MAXIMUM RATINGS

nput Voltage Operating Temperature Range MC6802, MC680A02, MC680B02 MC6802C, MC680A02C MC6802NS MC6808, MC68A08, MC68B08	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltage	V _{in}	-0.3 to $+7.0$	V
MC6802C, MC680A02C MC6802NS	TA	0 to +70 -40 to +85 0 to +70 0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

This input contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this highimpedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Average Thermal Resistance (Junction to Ambient)			
Plastic	θ_{JA}	100	°c/w
Ceramic	-37	50	

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \bullet \theta_{JA})$$
(1)

Where:

T_A ≡ Ambient Temperature, °C

 θ JA = Package Thermal Resistance, Junction-to-Ambient, °C/W

PD≡PINT+PPORT

PINT≡ICC×VCC, Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K \div (T_J + 273 \degree C)$$
 (2)

Solving equations 1 and 2 for K gives:

$$K = P_D \bullet (T_A + 273 \circ C) + \theta_{JA} \bullet P_D^2$$
(3)

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.



DC ELECTRICAL CHARACTERISTICS (V_{CC}=5.0 Vdc ±5%, V_{SS}=0, T_A=0 to 70°C, unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
Input High Voltage	Logic, EXTAL RESET	VIH	V _{SS} +2.0 V _{SS} +4.0	_ _	Vcc Vcc	٧
Input Low Voltage	Logic, EXTAL, RESET	VIL	V _{SS} -0.3	_	V _{SS} + 0.8	V
Input Leakage Current (V _{in} = 0 to 5.25 V, V _{CC} = max)	Logic	lin	_	1.0	2.5	μΑ
Output High Voltage $ (I_{Load} = -205 \mu\text{A}, \text{VCC} = \text{min}) $ $ (I_{Load} = -145 \mu\text{A}, \text{VCC} = \text{min}) $ $ (I_{Load} = -100 \mu\text{A}, \text{VCC} = \text{min}) $	D0-D7 A0-A15, R/ W , VMA, E BA	Voн	V _{SS} +2.4 V _{SS} +2.4 V _{SS} +2.4	- - -	- - -	v
Output Low Voltage (I _{Load} = 1.6 mA, V _{CC} = min)		VOL	_		V _{SS} + 0.4	V
Internal Power Dissipation (Measured at TA = 0°C)		PINT	_	0.750	1.0	W
V _{CC} Standby	Power Down Power Up	V _{SBB} V _{SB}	4.0 4.75	_	5.25 5.25	٧
Standby Current		ISBB	_	_	8.0	mΑ
Capacitance # $(V_{in} = 0, T_A = 25$ °C, f = 1.0 MHz)	D0-D7 Logic Inputs, EXTAL	C _{in}	<u>-</u> -	10 6.5	12.5 10	pF
	A0-A15, R/ \overline{W} , VMA	C _{out}	-	_	12	pF

^{*}In power-down mode, maximum power dissipation is less than 42 mW.

CONTROL TIMING (V_{CC} =5.0 V \pm 5%, V_{SS} =0, T_A = T_L to T_H , unless otherwise noted)

Characteristics	Symbol	MC68 MC68	02NS		8A02 8A08		8B02 8B08	Unit
Characteristics Frequency of Operation Crystal Frequency External Oscillator Frequency Crystal Oscillator Start Up Time Processor Controls (HALT, MR, RE, RESET, IRQ NMI) Processor Control Setup Time Processor Control Rise and Fall Time (Does Not Apply to RESET)		Min Max M		Min	Max	Min Max		
Frequency of Operation	fo	0.1	1.0	0.1	1.5	0.1	2.0	MHz
Crystal Frequency	fXTAL	1.0	4.0	1.0	6.0	1.0	8.0	MHz
External Oscillator Frequency	4xf _O	0.4	4.0	0.4	6.0	0.4	8.0	MHz
Crystal Oscillator Start Up Time	t _{rc}	100	-	100	-	100	-	ms
Processor Control Setup Time Processor Control Rise and Fall Time	tPCS tPCr, tPCf	200 -	- 100	140	- 100	110	- 100	ns ns




[#]Capacitances are periodically sampled rather than 100% tested.

BUS TIMING CHARACTERISTICS

Ident. Number	Characteristic	Symbol		5802 302NS 5808		8A02 8A08	MC6	Unit	
	Number Characteristic Cycle Time Pulse Width, E Low Pulse Width, E High Clock Rise and Fall Time Address Hold Time* Non-Muxed Address Valid Time to E (See Note 5) Read Data Setup Time Read Data Delay Time Write Data Delay Time Write Data Hold Time*		Min	Max	Min	Max	Min	Max	
1	Cycle Time	tcyc	1.0	10	0.667	10	0.5	10	μS
2	Pulse Width, E Low	PWEL	450	5000	280	5000	210	5000	ns
3	Pulse Width, E High	PWEH	450	9500	280	9700	220	9700	ns
4	Clock Rise and Fall Time	t _r , t _f	_	25	_	25	_	25	ns
9	Address Hold Time*	^t AH	20	-	20	-	20	_	ns
12	Non-Muxed Address Valid Time to E (See Note 5)	tAV1 tAV2	160 -	- 270	100	-	50 -	_	ns
17	Read Data Setup Time	†DSR	100	_	70	_	60	_	ns
18	Read Data Hold Time	^t DHR	10	_	10	-	10	_	ns
19	Write Data Delay Time	tDDW	-	225	-	170	_	160	ns
21	Write Data Hold Time*	tDHW	30	_	20	_	20	_	ns
29	Usable Access Time (See Note 4)	†ACC	535	-	335	_	235	_	ns

^{*} Address and data hold times are periodically tested rather than 100% tested.


FIGURE 2 - BUS TIMING



NOTES:

- 1. Voltage levels shown are $V_L \le 0.4 \text{ V}$, $V_H \ge 2.4 \text{ V}$, unless otherwise specified.
- 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise noted.
- 3. All electricals shown for the MC6802 apply to the MC6802NS and MC6808, unless otherwise noted.
- 4. Usable access time is computed by: 12+3+4-17.
- 5. If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A and B parts (MC68A02, MC68A08, MC68B08). On-board RAM can be used for data storage with all parts.
- 6. All electrical and control characteristics are referenced from: T_L=0°C minimum and T_H=70°C maximum.





MPU REGISTERS

A general block diagram of the MC6802 is shown in Figure 6. As shown, the number and configuration of the registers are the same as for the MC6800. The 128 × 8-bit RAM* has been added to the basic MPU. The first 32 bytes can be retained during power-up and power-down conditions via the RE signal.

The MC6802NS is identical to the MC6802 except for the standby feature on the first 32 bytes of RAM. The standby feature does not exist on the MC6802NS and thus pin 35 must be tied to 5 V.

The MC6808 is identical to the MC6802 except for onboard RAM. Since the MC6808 does not have on-board RAM pin 36 must be tied to ground allowing the processor to utilize up to 64K bytes of external memory.

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Figure 7).

PROGRAM COUNTER

The program counter is a two byte (16-bit) register that points to the current program address.

STACK POINTER

The stack pointer is a two byte register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access

read/write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

INDEX REGISTER

The index register is a two byte register that is used to store data or a 16-bit memory address for the indexed mode of memory addressing.

ACCUMULATORS


The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).

CONDITION CODE REGISTER

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and Half Carry from bit 3 (H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the Condition Code Register (b6 and b7) are ones.

Figure 8 shows the order of saving the microprocessor status within the stack.

FIGURE 7 — PROGRAMMING MODEL OF THE MICROPROCESSING UNIT





^{*}If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A and B parts (MC68A02, MC68A08, MC68B02, and MC68B08). On-board RAM can be used for data storage with all parts.

FIGURE 8 — SAVING THE STATUS OF THE MICROPROCESSOR IN THE STACK

SP = Stack Pointer


CC = Condition Codes (Also called the Processor Status Byte)

ACCB = Accumulator B ACCA = Accumulator A

IXH = Index Register, Higher Order 8 Bits IXL = Index Register, Lower Order 8 Bits

PCH = Program Counter, Higher Order 8 Bits

PCL = Program Counter, Lower Order 8 Bits



MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor. These control and timing signals are similar to those of the MC6800 except that TSC, DBE, ϕ 1, ϕ 2 input, and two unused pins have been eliminated, and the following signal and timing lines have been added:

RAM Enable (RE)

Crystal Connections EXTAL and XTAL

Memory Ready (MR)

VCC Standby

Enable ϕ 2 Output (E)

The following is a summary of the MPU signals:

ADDRESS BUS (A0-A15)

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90 pF. These lines do not have three-state capability.

DATA BUS (D0-D7)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130 pF.

Data bus will be in the output mode when the internal RAM is accessed and RE will be high. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$007F. External RAM at \$0000 to \$007F must be disabled when internal RAM is accessed.

HALT

When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the HALT mode, the machine will stop at the end of an instruction, bus available will be at a high state, valid memory address will be at a low state. The address bus will display the address of the next instruction.

To ensure single instruction operation, transition of the HALT line must occur tpcs before the falling edge of E and the HALT line must go high for one clock cycle.

HALT should be tied high if not used. This is good engineering design practice in general and necessary to ensure proper operation of the part.

READ/WRITE (R/W)

This TTL-compatible output signals the peripherals and memory devices whether the MPU is in a read (high) or write (low) state. The normal standby state of this signal is read (high). When the processor is halted, it will be in the read state. This output is capable of driving one standard TTL load and 90 pF.

VALID MEMORY ADDRESS (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90 pF may be directly driven by this active high signal.

BUS AVAILABLE (BA) - The bus available signal will normally be in the low state; when activated, it will go to the high state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the HALT line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off-state and other outputs to their normally inactive level. The processor is removed from the



WAIT state by the occurrence of a maskable (mask bit I=0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF.

INTERRUPT REQUEST (IRQ)

A low level on this input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being excuted before it recognizes the request. At that time, if the interrupt mask bit in the condition code register is not set, the machine will begin an interrupt sequence. The index register, program counter, accumulators, and condition code register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFF8 and \$FFF9 is loaded which causes the MPU to branch to an interrupt routine in memory.

The HALT line must be in the high state for interrupts to be serviced. Interrupts will be latched internally while HALT is low.

A nominal 3 k Ω pullup resistor to VCC should be used for wire-OR and optimum control of interrupts. \overline{IRQ} may be tied directly to VCC if not used.

RESET

This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is low, the MPU is inactive and the information in the registers will be lost. If a high level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execu-

tion of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (\$FFFE, \$FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by \overline{IRQ} . Power-up and reset timing and power-down sequences are shown in Figures 9 and 10, respectively.

RESET, when brought low, must be held low at least three clock cycles. This allows adequate time to respond internally to the reset. This is independent of the t_{rC} power-up reset that is required.

When RESET is released it *must* go through the low-to-high threshold without bouncing, oscillating, or otherwise causing an erroneous reset (less than three clock cycles). This may cause improper MPU operation until the next valid reset.

NON-MASKABLE INTERRUPT (NMI)

A low-going edge on this input requests that a non-maskable interrupt sequence be generated within the processor. As with the interrupt request signal, the processor will complete the current instruction that is being executed before it recognizes the $\overline{\text{NMI}}$ signal. The interrupt mask bit in the condition code register has no effect on $\overline{\text{NMI}}$.

The index register, program counter, accumulators, and condition code registers are stored away on the stack. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFFC and \$FFFD is loaded causing the MPU to branch to an interrupt service routine in memory.

A nominal 3 $k\Omega$ pullup resistor to VCC should be used for wire-OR and optimum control of interrupts. \overline{NMI} may be tied




FIGURE 9 — POWER-UP AND RESET TIMING

IOTOROLA Semiconductor Products Inc.

directly to VCC if not used. Inputs \overline{IRQ} and \overline{NMI} are hardware interrupt lines that are sampled when E is high and will start the interrupt routine on a low E following the completion of an instruction.

Figure 11 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.

TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

Ved	ctor	Description
MS	LS	Description
\$FFFE	\$FFFF	Restart
\$FFFC	\$FFFD	Non-Maskable Interrupt
\$FFFA	\$FFFB	Software Interrupt
\$FFF8	\$FFF9	Interrupt Request

FIGURE 10 — POWER-DOWN SEQUENCE 4.75 V Vcc tCPS tPCf → RE

FIGURE 11 - MPU FLOWCHART






FIGURE 12 — CRYSTAL SPECIFICATIONS



Y1 _	C _{in}	Cout
3.58 MHz	27 pF	27 pF
4 MHz	27 pF	27 pF
6 MHz	20 pF	20 pF
8 MHz	18 pF	18 pF

Crystal Loading




Nominal Crystal Parameters*

	3.58 MHz	4.0 MHz	6.0 MHz	8.0 MHz			
Rs	60 Ω	50 Ω	30-50 Ω	20-40 Ω			
CO	3.5 pF	6.5 pF	4-6 pF	4-6 pF			
C1	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF			
Q	>40K	>30K	> 20K	> 20K			

^{*}These are representative AT-cut parallel resonance crystal parameters only. Crystals of other types of cuts may also be used.

Figure 13 — SUGGESTED PC BOARD LAYOUT

Example of Board Design Using the Crystal Oscillator





MOTOROLA Semiconductor Products Inc.

FIGURE 14 - MEMORY READY SYNCHRONIZATION






FIGURE 15 — MR NEGATIVE SETUP TIME REQUIREMENT

E Clock Stretch



The E clock will be stretched at end of E high of the cycle during which MR negative meets the tpcs setup time. The tpcs setup time is referenced to the fall of E. If the tpcs setup time is not met, E will be stretched at the end of the next E-high ½ cycle. E will be stretched in integral multiples of ½ cycles.

Resuming E Clocking



The E clock will resume normal operation at the end of the ½ cycle during which MR assertion meets the tpcs setup time. The tpcs setup time is referenced to transitions of E were it not stretched. If tpcs setup time is not met, E will fall at the second possible transition time after MR is asserted. There is no direct means of determining when the tpcs references occur, unless the synchronizing circuit of Figure 14 is used.



MOTOROLA Semiconductor Products Inc. -

RAM ENABLE (RE - MC6802+ MC6802NS ONLY)

A TTL-compatible RAM enable input controls the on-chip RAM of the MC6802. When placed in the high state, the on-chip memory is enabled to respond to the MPU controls. In the low state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during a power-down situation. RAM Enable must be low three cycles before VCC goes below 4.75 V during power-down. RAM enable must be tied low on the MC6808. RE should be tied to the correct high or low state if not used.

EXTAL AND XTAL

These inputs are used for the internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (see Figure 12). (AT-cut.) A divide-by-four circuit has been added so a 4 MHz crystal may be used in lieu of a 1 MHz crystal for a more cost-effective system. An example of the crystal circuit layout is shown in Figure 13. Pin 39 may be driven externally by a TTL input signal four times the required E clock frequency. Pin 38 is to be grounded.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the on-chip oscillator.

LC networks are not recommended to be used in place of the crystal.

If an external clock is used, it may not be halted for more than $tpW_{\phi L}$. The MC6802, MC6808 and MC6802NS are dynamic parts except for the internal RAM, and require the external clock to retain information.

MEMORY READY (MR)

MR is a TTL-compatible input signal controlling the stretching of E. Use of MR requires synchronization with the 4xf₀ signal, as shown in Figure 14. When MR is high, E will be in normal operation. When MR is low, E will be stretched integral numbers of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Figure 15.

MR should be tied high (connected directly to V_{CC}) if not used. This is necessary to ensure proper operation of the part. A maximum stretch is t_{CVC} .

ENABLE (E)

This pin supplies the clock for the MPU and the rest of the system. This is a single-phase, TTL-compatible clock. This clock may be conditioned by a memory read signal. This is equivalent to $\phi 2$ on the MC6800. This output is capable of driving one standard TTL load and 130 pF.

V_{CC} STANDBY (MC6802 ONLY)

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus, retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed. Maximum current drain at VSB maximum is ISBB. For the MC6802NS this pin must be connected to VCC.

MPU INSTRUCTION SET

The instruction set has 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions (Tables 2 through 6). The instruction set is the same as that for the MC6800.

MPU ADDRESSING MODES

There are seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 7 along with the associated instruction execution time that is given in machine cycles. With a bus frequency of 1 MHz, these times would be microseconds.

ACCUMULATOR (ACCX) ADDRESSING

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

IMMEDIATE ADDRESSING

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MPU addresses this location when it fetches the immediate instruction for execution. These are two- or three-byte instructions.

DIRECT ADDRESSING

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine, i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random-access memory. These are two-byte instructions.

EXTENDED ADDRESSING

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight bits of the address of the operand. The third byte of the instruction is used as the lower eight bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

INDEXED ADDRESSING

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MPU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.



MC6802 • MC6808 • MC6802NS

IMPLIED ADDRESSING

In the implied addressing mode, the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

RELATIVE ADDRESSING

In relative addressing, the address contained in the second

byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of -125 to +129 bytes of the present instruction. These are two-byte instructions.

TABLE 2 - MICROPROCESSOR INSTRUCTION SET - ALPHABETIC SEQUENCE

ABA	Add Accumulators	CLR	Clear	PUL	Pull Data
ADC ADD AND ASL ASR	Add with Carry Add Logical And Arithmetic Shift Left Arithmetic Shift Right	CLV CMP COM CPX	Clear Overflow Compare Complement Compare Index Register	ROL ROR RTI RTS	Rotate Left Rotate Right Return from Interrupt Return from Subroutine
BCC BCS BEQ BGE	Branch if Carry Clear Branch if Carry Set Branch if Equal to Zero Branch if Greater or Equal Zero	DAA DEC DES DEX	Decimal Adjust Decrement Decrement Stack Pointer Decrement Index Register	SBA SBC SEC SEI	Subtract Accumulators Subtract with Carry Set Carry Set Interrupt Mask
BGT BHI BIT BLE BLS	Branch if Greater than Zero Branch if Higher Bit Test Branch if Less or Equal Branch if Lower or Same	EOR INC INS INX JMP	Exclusive OR Increment Increment Stack Pointer Increment Index Register Jump	SEV STA STS STX SUB SWI	Set Overflow Store Accumulator Store Stack Register Store Index Register Subtract Software Interrupt
BLT BMI BNE	Branch if Less than Zero Branch if Minus Branch if Not Equal to Zero Branch if Plus	JSR LDA	Jump to Subroutine Load Accumulator	TAB TAP TBA	Transfer Accumulators Transfer Accumulators to Condition Code Reg. Transfer Accumulators
BPL BRA BSR	Branch Always Branch to Subroutine	LDS LDX LSR	Load Stack Pointer Load Index Register Logical Shift Right	TPA TST	Transfer Condition Code Reg. to Accumulator Test
BVC BVS	Branch if Overflow Clear Branch if Overflow Set	NEG NOP	Negate No Operation	TSX TXS WAI	Transfer Stack Pointer to Index Register Transfer Index Register to Stack Pointer
CBA CLC CLI	Compare Accumulators Clear Carry Clear Interrupt Mask	ORA PSH	Inclusive OR Accumulator Push Data	WAI	Wait for Interrupt



TABLE 3 — ACCUMULATOR AND MEMORY INSTRUCTIONS

Add								ADI	DRES	SING	МО	DES						BOOLEAN/ARITHMETIC OPERATION	CO	ND	. co	DE	RE
Add ADDS			11	мме	D	D	REC	Т	- 1	NDE	ĸ	E	KTNI	D	1M	PLIE	D	(All register labels	5	4	3	2	1 (
AODE	OPERATIONS	MNEMONIC	OP	,	11	OP	,	11	OP	`	=	OP	`	=	OP	'	=	refer to contents)	н	1	N	Z١	7
Add with Carry ADCA AD	Add	ADDA	38	2	2	98	3	2	AB	5	2	вв	4	3				A+M -A	:	•	!	:	:
Add with Carry ADCA AD			CB	2	2	DB	3	2	EB	5	2	FB	4	3				B + M - B	1:	•	1 1		:
Add Anore 1			١	_						_					18	2	1	l	:				!
AND	Add with Carry											1						l .	1:	1			:
ANDB ANDB AS 2 2 04 3 2 64 5 2 F6 4 3 3 4 5 2 F6 4 6 3 5 2 F6 4 3 5 2 F6 4 6 3 5 2 F6 6 6 3 6 5 2 F6 6 6 3 5	And		ı						1			1			İ				1	1	1 1		: R
Bit Test	And		ı									1								i			R
SITE CLR	Bit Test		,																	1	i		R
Compare Cumpar C																		1	•	•	:		R
CLABB COMPA	Clear	CLR							6F	7	2	7 F	6	3				00 - M	•	•	R		R
Compare						1									1								R
Compare Acmitrs	•		١.,		•		•	,	١	_					5F	2	1	1	•	1			R
Complement, 1's COMA COMB CO	Compare		L																	1	1 1		:
Complement, 1's	Compare Acmitrs		"	2	۷	01	3	2	-	J	2	"	4	3	1,	2	1	I .					:
Complement, 2's MEG Complement, 2's MEG Complement, 2's MEG NEGAR NEGAR NEGAR Decimal Adjust, A DAA DAA DECEMENT DECEMENT DECA DECA DECA DECA DECA DECA DECA DECA									63	7	2	73	6	3	''	-	•	T .	•		ŀ		R
Complement, 2's NEG (Negate) NEGA NEGB NEGB NEGB NEGB NEGB NEGB NEGB NEGB	,														43	2	1	L .	•	•	:		R
Megate NEGA NEGA NEGB		COMB													53	2	1	B - B	•	•	:	1	R
NEGB	Complement, 2's	NEG							60	7	2	70	6	3				00 M · M	•	•	:		D (0
Decimal Adjust, A	(Negate)																	I .	1	1	:		D (
Decrement																			1 -	1	:		DK
Decrement Dec Decrement Dec Decrement Dec Decrement Dec Decrement Decr	Decimal Adjust, A	UAA	1												19	2	1		1.	•	•	!	1 (
DECA	Decrement	DEC	l						64	7	2	7.0	E	7								: k	a
Exclusive OR	Decrement		1						0	,	2	l ′^	U	3	44	2	1		1	1		: (3
Exclusive OR			1												ı			l .		1	:		<u>a</u>
INCR INCA INCA INCA INCA INCA INCA INCA INCA	Exclusive OR		88	2	2	98	3	2	A8	5	2	В8	4	3	1			l .		1	:		R
INCA		EORB	C8	2	2	08	3	2	E8	5	2	F8	4	3				1	•		1	1	R
Load Acmitr Load Rotate Load Rotate	Increment		l						6C	7	2	7 C	6	3				M + 1 - M	•	•	:		3
LOAB LO			ŀ																1 -	1	!		3
Control Cont					•			•						•	5C	2	1	į	ı				3
Or, Inclusive ORAA ORAB CA 2 2 DA 3 2 DA 5 2 EA 4 3 B+M - A B+M - C	Load Acmitr														1			I .		1	;	1 1	R
Push Data	0. 1. 1					!			!			!			1			!		ļ	١.		
Push Data	Or, inclusive		1			1												i		1	1	1 1	R
Pull Data Pull PulA PulA PulB Rotate Left Rotate Left Rotate Right Rot	Push Data		"	-	-	"	٠		-	,	•	1.7	7	·	36	4	1	1		•			
Rotate Left															1					•	•	•	•
Rotate Left	Pull Data	PULA	l												32	4	1	SP + 1 · SP, MSP · A	•	•	•	•	•
Rotate Right Robert Rob															33	4	1	SP + 1 · SP, MSP · B	•	1	•		•
Rotate Right Right Right Right Right Right Logic LSR LSRA LSRA LSRB Store Acmitr STAA SUBB CO 2 2 90 3 2 RO 5 RO 6 ROTA RIGHT SUBB ROTA RIGHT RIGH	Rotate Left								69	7	2	79	6	3		_			1	1	!		<u></u>
Rotate Right RORA RORA RORA RORB Shift Left, Arithmetic ASL ASLA ASLB Shift Right, Arithmetic LSR LSRA LSRA LSRB Store Acmitr STAA SUBB SUBB CO 2 2 90 3 2 A7 6 2 87 5 3 Subtract Acmitrs. SBA Subtract Acmitrs. SBA Subtract Acmitrs. SBA Subtr. with Carry SBCA 82 2 9 2 3 2 A2 5 2 82 4 3 Subtr. with Carry SBCA 82 2 2 92 3 2 2 02 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 2 02 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 2 02 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 2 02 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 2 02 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 2 02 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 2 02 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 2 02 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 2 02 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 82 2 2 92 3 2 E2 5 2 F2 4 3 SUBF. with Carry SBCA 84 A A A A A C C A B A A A A C C A B A A A A															1				1	1 -	1		9
RORA RORB Shift Left, Arithmetic ASL ASLB Shift Right, Arithmetic ASR ASRA ASRA ASRA ASRA LSR LSR LSR Store Acmitr STAA SUBB Subtract SUBA SUBB SUBCB SECB SECB SECB SECB SECB SECB SECB S	Patrita Prohit								66	7	2	76	6	2	29	2	'	1 " (i	1	:		(B)
Shift Left, Arithmetic ASL ASLA ASLB Shift Right, Arithmetic ASR ASRA ASRA ASRA ASRA CSR Shift Right, Logic LSR LSRA LSRB Store Acmitr STAA SUBB Store Acmitr SUBA SUBB SUBB SUBB SUBB SC 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	nutate mgm								"	,	٠	1,0	٠	J	46	2	1	1 1 1	- 1		i		<u></u>
Shift Left, Arithmetic			ļ												1				- 1	1	1:		<u></u>
ASLB Shift Right, Arithmetic ASR ASRA ASRB Shift Right, Logic LSR LSRA LSRA STAB STAB SUbtract SUBBA SUBB CC 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	Shift Left, Arithmetic	ASL				1			68	7	2	78	6	3				M] _	•	•	1	1: (6
Shift Right, Arithmetic		ASLA				1									48	2	1		•	•	1		©
ASRA ASRB LSRA LSRA LSRB Store Acmitr STAA SUBB SUBB CO 2 2 0 0 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		ASLB													58	2	1	1 0 ?	1	1 -	1		©
ASRB	Shift Right, Arithmetic								6/	7	2	77	6	3					- 1	1	1:		<u></u>
Shift Right, Logic LSR LSRA LSRB Store Acmitr STAA SUBB CO 2 90 3 3 44 2 1 44 2 1 4 4 4 4 4 4 4 4 4 4 4 4			1			Ì									1				- 1	1	1:		<u></u>
LSRA LSRB Store Acmitr STAA SUBA SUBB CO 2 2 90 3 2 40 5 2 80 6 7 6 6 6 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8	Ch to Carbo Lanca								C4	,	2	74	c	2	5/	2	1	1 0 (1	1	1:		(A)
Store Acmitr STAA	Shift Right, Logic					1			04	′	2	'	b	3	44	2	,	1 1	1		1		ŏ
Store Acmitr			1)				1 1	1	1		8
STAB	Store Acmitr		1			97	4	2	A7	6	2	B7	5	3	1	٠		(0)	1	ı	;		R
Subtract SUBA 80 2 2 90 3 2 80 5 2 80 4 3 8 M · A 8 M · A 8 M · A 8 M · B 8 M			1						1			1						1			:		R
Subtract Acmitrs. SBA 82 2 2 92 3 2 82 5 2 82 4 3 83 W T SBCB C2 2 2 02 3 2 82 5 2 82 4 3 83 W T SBCB C3 85 85 85 85 85 85 85 85 85 85 85 85 85	Subtract		80			90			A0		2	В0						·	•				1
Subtr. with Carry SBCA 82 2 2 92 3 2 A2 5 2 B2 4 3 A M - C - A B - M - C - B		SUBB	CO	2	2	00	3	2	EO	5	2	F0	4	3				8 M ·B	•		:	:	1
SBCB C2 2 D2 3 2 E2 5 2 F2 4 3			1			1						1.			t .	2	1		•	•	1	1 1	:
	Subtr. with Carry																		•	•	1	:	!
Franster Acmitrs	- (A):		C2	2	2	02	3	2	E2	5	2	F2	4	3	1	_		l .	•	•	1		:
	I ransfer Acmitrs		1															l .	•				R
	Test Zero or Munus								80	7	2	70	6	2	1	2	1			1		1 1	R
	1631, ACTO OF WITHUS								"	'	-	,5	U	3		2	1				1		R
						1						1			1				- 1	1	1 .		R

LEGEND:

- OP Operation Code (Hexadecimal); Number of MPU Cycles;
- Number of Program Bytes;
- Arithmetic Plus;
- Arithmetic Minus;
- Boolean AND;
- MSP Contents of memory location pointed to be Stack Pointer;
- Boolean Inclusive OR;
- Boolean Exclusive OR;
- Complement of M;
- 0 Bit = Zero;
- 00 Byte = Zero;

Note - Accumulator addressing mode instructions are included in the column for IMPLIED addressing

CONDITION CODE SYMBOLS:

- Half-carry from bit 3; Interrupt mask
- Negative (sign bit)
- Zero (byte)
- Overflow, 2's complement
- Carry from bit 7
- Reset Always
- Set Always
- Test and set if true, cleared otherwise

H I N Z V C



MOTOROLA Semiconductor Products Inc. -

TABLE 4 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

COND. CODE REG. IMMED DIRECT INDEX EXTND IMPLIED 5 4 3 2 1 0 OP ~ OP ~ POINTER OPERATIONS MNEMONIC OP ~ | = OP ~ = = OP **BOOLEAN/ARITHMETIC OPERATION** HINZVC 3 • • 7 : 8 • 3 9C 4 2 AC 6 2 ВC 5 $X_{H} - M, X_{L} - (M + 1)$ Compare Index Reg $X = 1 \rightarrow X$ • : • • Decrement Index Rea DEX 09 1 . . . SP - 1 - SP • | • | Decrement Stack Pntr DES 34 4 1 INX 80 4 X + 1 → X : • Increment Index Reg 4 SP + 1 → SP Increment Stack Potr INS 31 1 • 9 : R Load Index Reg LDX CE 3 3 DE 4 2 EE 6 2 FΕ 5 3 $M \rightarrow X_H, (M + 1) \rightarrow X_L$: R LDS 8E 3 3 9E 4 ΑE 2 ВΕ M - SPH, (M + 1) - SPL • 3 Load Stack Pntr 5 XH -M, XL -(M+1) : R 5 2 FF • 9 Store Index Req STX DF 2 EF 7 6 3 5 2 SPH -+ M, SPL -+ (M + 1) • 9 : R • Store Stack Pntr STS 9F 2 ΑF 7 RF 6 3 TXS 35 4 X - 1 - SP • • • • • Indx Reg → Stack Pntr SP + 1 - X Stack Pntr - Indx Reg 30 TSX

TABLE 5 — JUMP AND BRANCH INSTRUCTIONS


COND. CODE REG. RELATIVE INDEX EXTND IMPLIED 5 4 3 2 1 0 ~ | # ~ = н Z **OPERATIONS** MNEMONIC = 0P OP 0P **BRANCH TEST** 1 N ٧ C 20 4 2 • BRA None Branch Always Branch If Carry Clear BCC 24 4 2 C = 0• Branch If Carry Set B CS 25 2 C = 1 4 • Branch If = Zero BEQ 27 2 Z = 1 Branch If ≥ Zero BGE 20 4 2 N ⊕ V = 0 • • • • Branch If > Zero BGT 2E 2 $Z + (N \oplus V) = 0$ 4 • 22 C + Z = 0Branch If Higher BHI 2 Branch If ≤ Zero BLE 2F 4 2 $Z + (N \oplus V) = 1$ • • C + Z = 1Branch If Lower Or Same BLS 23 2 N ⊕ V = 1 4 • 20 • Branch If < Zero BIT 2 **Branch If Minus** ВМІ 2B 4 2 N = 1 • • • • Z = 0 Branch If Not Equal Zero BNE 26 2 V = 0 28 4 • • BVC 2 Branch If Overflow Clear V = 1 Branch If Overflow Set BVS 29 4 2 • • Branch If Plus N = 0• BPL 2A BSR 8D 8 • Branch To Subroutine 2 See Special Operations Jump JMP 6F 4 2 7 F 3 3 • Jump To Subroutine JSR ΑD 8 2 ВD (Figure 16) • • • • • NOP 01 2 Advances Prog. Cntr. Only No Operation 10 Return From Interrupt RTI 3B 10 1 Return From Subroutine RTS 39 5 1 • • • 3F 12 1 SWI See Special Operations Software Interrupt (Figure 16) (11) 3**E** 9 Wait for Interrupt WAI




FIGURE 16 - SPECIAL OPERATIONS

SPECIAL OPERATIONS

JSR, JUMP TO SUBROUTINE:



BSR, BRANCH TO SUBROUTINE:



JMP, JUMP:




SP

SP + 1

RTS, RETURN FROM SUBROUTINE:

Subroutine

39 = RTS



Stack

TABLE 6 — CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

COND. CODE REG.

PC

Main Program

Next Main Instr.

		IIV	PLIE	D		5	4	3	2	1	0
OPERATIONS	MNEMONIC	OP	~	=	BOOLEAN OPERATION	Н	1	N	z	v	С
Clear Carry	CLC	0C	2	1	0 -• C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 1	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	00	2	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	2	1	1 1	•	S	•	•	•	•
Set Overflow	SEV	0B	2	1	1 → V	•	•	•	•	s	•
Acmltr A → CCR	TAP	06	2	1	A → CCR	·		—(i	2)—		
CCR → Acmltr A	TPA	07	2	1	CCR → A	•	•	•	•	•	•

CONDITION CODE REGISTER NOTES: (Bit set if test is true and cleared otherwise)

1	(Bit V)	Test: Result = 10000000?	7	(Bit N)	Test: Sign bit of most significant (MS) byte = 1?
2	(Bit C)	Test: Result # 00000000?	8	(Bit V)	Test: 2's complement overflow from subtraction of MS bytes?
3	(Bit C)	Test: Decimal value of most significant BCD Character greater than nine?	9	(Bit N)	Test: Result less than zero? (Bit 15 = 1)
		(Not cleared if previously set.)	10	(AII)	Load Condition Code Register from Stack. (See Special Operations)
4	(Bit V)	Test: Operand = 10000000 prior to execution?	11	(Bit 1)	Set when interrupt occurs. If previously set, a Non-Maskable
5	(Bit V)	Test: Operand = 01111111 prior to execution?			Interrupt is required to exit the wait state.
6	(Bit V)	Test: Set equal to result of N⊕C after shift has occurred.	12	(AII)	Set according to the contents of Accumulator A.



TABLE 7 — INSTRUCTION ADDRESSING MODES AND ASSOCIATED EXECUTION TIMES (Times in Machine Cycle)

	(Dual Operand)	ACCX	Immediate	Direct	Extended	Indexed	Implied	Relative		(Dual Operand)	ACCX	Immediate	Direct	Extended	Indexed	Implied
ABA ADC	x	•	• 2	• 3	• 4	• 5	2	•	INC INS		2	•	•	6	7	• 4
ADD	x	•	2	3	4	5	•	•	INX		•	•	•	•	•	4
AND	x	•	2	3	4	5	•	•	JMP		•	•	•	3	4	•
ASL		2	•	•	6	7	•	•	JSR		•	•	•	9 4	8 5	•
ASR BCC		2	•	•	6	7	•	4	LDA LDS	×	•	2 3	3 4	5	6	•
BCS		•	:	:	:	:	:	4	LDX		•	3	4	5	6	•
BEA		•	•	•	•	•	•	4	LSR		2	•	•	6	7	•
BGE		•	•	•	•	•	•	4	NEG		2	•	•	6	7	•
BGT		•	•	•	•	•	•	4	NOP		•	•	•	• 4	•	2
BHI BIT	x	•	2	• 3	4	5	•	4	ORA PSH	×	•	2	3	4	5	• 4
BLE	*	•	•	3	4	5	•	4	PUL		•	:	:	•	•	4
BLS		•	•	•	•	•	•	4	ROL		2	•	•	6	7	•
BLT		•	•	•	•	•	•	4	ROR		2	•	•	6	7	•
BMI		•	•	•	•	•	•	4	RTI		•	•	•	•	•	10
BNE		•	•	•	•	•	•	4	RTS		•	•	•	•	•	5 2
BPL BRA		•	•	•	•	•	•	4	SBA SBC	x	•	2	3	4	5	•
BSR		•	•	•	•	•	•	8	SEC	^	•	•	•	•	•	2
BVC			•	•	•	•	•	4	SEI		•	•	•	•	•	2
BVS		•	•	•	•	•	•	4	SEV		•	•	•	•	•	2
CBA		•	•	•	•	•	2	•	STA	X	•	•	4	5	6	•
CLC		•	•	•	•	•	2	•	STS		•	•	5	6	7	•
CLI CLR		•	•	•	•	•	2	•	STX		•	2	5 3	6 4	7 5	•
CLH		2	•	•	6	7	2	•	SUB SWI	х	•	2	3	•	•	12
CMP	x	•	2	3	4	• 5	•	•	TAB		:	•			•	2
COM	^	2	•	•	6	7	•	•	TAP		•	•	•	•	•	2
CPX		•	3	4	5	6	•	•	TBA		•	•	•	•	•	2 2
DAA		•	•	• 1	•	•	2	•	TPA		•	•	•	•	•	2
DEC		2	•	•	6	7	•	•	TST		2	•	•	6	7	•
DES		•	•	•	•	•	4	•	TSX TSX		•	•	•	•	•	4
DEX EOR	v	•	2	3	4	5	4	•	WAI		•	•	•	•	•	9
CON	X	•	~	ی	-	J	-	-	***		-	-	_	_	-	_

NOTE: Interrupt time is 12 cycles from the end of the instruction being executed, except following a WAT instruction. Then it is 4 cycles.

SUMMARY OF CYCLE-BY-CYCLE OPERATION

Table 8 provides a detailed description of the information present on the address bus, data bus, valid memory address line (VMA), and the read/write line (R/ \overline{W}) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware

as the control program is executed. The information is categorized in groups according to addressing modes and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table.)

TABLE 8 - OPERATIONS SUMMARY

Address Mode	1	Cycle	VMA		R/W	
and Instructions	Cycles	#	Line	Address Bus	Line	Data Bus
IMMEDIATE						
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA AND ORA	2	2	1	Op Code Address + 1	1	Operand Data
BIT SBC	1					
CMP SUB	 					
CPX LDS		1	1	Op Code Address	1	Op Code
LDX	3	2	1	Op Code Address + 1	1	Operand Data (High Order Byte)
		3	1	Op Code Address + 2	1	Operand Data (Low Order Byte)
DIRECT						
ADC EOR ADD LDA		1	1	Op Code Address	1	Op Code
AND ORA	3	2	1	Op Code Address + 1	1	Address of Operand
BIT SBC CMP SUB		3	1	Address of Operand	1	Operand Data
CPX		1	1	Op Code Address	1	Op Code
LDS LDX	4	2	1	Op Code Address + 1	1	Address of Operand
	-	3	1	Address of Operand	1	Operand Data (High Order Byte)
		4	1	Operand Address + 1	1	Operand Data (Low Order Byte)
STA		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Destination Address
	'	3	0	Destination Address	1	Irrelevant Data (Note 1)
		4	1	Destination Address	0	Data from Accumulator
STS		1	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1	Address of Operand
	5	3	0	Address of Operand	1	Irrelevant Data (Note 1)
		4	1	Address of Operand	0	Register Data (High Order Byte)
		5	1	Address of Operand + 1	0	Register Data (Low Order Byte)
INDEXED		·		<u> </u>		
JMP		1	1	Op Code Address	1	Op Code
	١.	2	1	Op Code Address + 1	1	Offset
	4	3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA		2	1	Op Code Address + 1	1	Offset
AND ORA BIT SBC	5	3	0	Index Register	1	Irrelevant Data (Note 1)
CMP SUB		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	1	Index Register Plus Offset	1	Operand Data
CPX	1	1	1	Op Code Address	1	Op Code
LDS		2	1	Op Code Address + 1	1	Offset
LDX	6	3	0	Index Register	1	Irrelevant Data (Note 1)
	"	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	1	Index Register Plus Offset	1	Operand Data (High Order Byte)
		6	1	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
	.1		<u></u>			1 273.3.10 2010 (2017 07007 27107



TABLE 8 — OPERATIONS SUMMARY (CONTINUED)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
INDEXED (Continued)						
STA		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1 1	Offset
	6	3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1 1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1 1	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data
ASL LSR		1	1	Op Code Address	1	Op Code
ASR NEG CLR ROL		2	1	Op Code Address + 1	1	Offset
COM ROR	7	3	0	Index Register	1 1	Irrelevant Data (Note 1)
DEC TST INC	'	4	0	Index Register Plus Offset (w/o Carry)	1 1	Irrelevant Data (Note 1)
nvc		5	1	Index Register Plus Offset	1 1	Current Operand Data
		6	0	Index Register Plus Offset	1 1	Irrelevant Data (Note 1)
		7	1/0 (Note 3)	Index Register Plus Offset	0	New Operand Data (Note 3)
STS	-	1	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1 1	Offset
		3	0	Index Register		Irrelevant Data (Note 1)
	7	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	;	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data (High Order Byte)
		7	1	9	0	Operand Data (Low Order Byte)
100				Index Register Plus Offset + 1		
JSR		1	1	Op Code Address	1 1	Op Code
		2	1	Op Code Address + 1	1 1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
	8	4	1	Stack Pointer	0	Return Address (Low Order Byte)
		5	1	Stack Pointer – 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer — 2	1	Irrelevant Data (Note 1)
		7	0	Index Register	1	Irrelevant Data (Note 1)
		8	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
EXTENDED		Τ.	1 1	On Code Address	1 1	L O- C-d-
JMP		1	l .	Op Code Address		Op Code
	3	2	1	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	1	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR ADD LDA		1	1	Op Code Address	1	Op Code
AND ORA	4	2	1	Op Code Address + 1	1	Address of Operand (High Order Byt
BIT SBC		3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte
CMP SUB		4	1	Address of Operand	1	Operand Data
CPX	1	1	1	Op Code Address	1	Op Code
LDS LDX		2	1	Op Code Address + 1	1	Address of Operand (High Order Byt
	5	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte
		4	1	Address of Operand	1	Operand Data (High Order Byte)
	1	5	1	Address of Operand + 1	1	Operand Data (Low Order Byte)
STA A		1	1	Op Code Address	1	Op Code
STA B		2	1	Op Code Address + 1	1	Destination Address (High Order Byt
	5	3	1	Op Code Address + 2	1	Destination Address (Low Order Byt
		4	0	Operand Destination Address	1	Irrelevant Data (Note 1)
		5	1	Operand Destination Address	0	Data from Accumulator
ASL LSR	1	1	1	Op Code Address	1	Op Code
ASR NEG		2	1	Op Code Address + 1	1	Address of Operand (High Order Byt
CLR ROL COM ROR		3	1	Op Code Address + 2	1	Address of Operand (Low Order Byt
DEC TST	6	4	1	Address of Operand	1	Current Operand Data
INC		5	0	Address of Operand	1	Irrelevant Data (Note 1)
		6	1/0 (Note	Address of Operand	o	New Operand Data (Note 3)



TABLE 8 — OPERATIONS SUMMARY (CONTINUED)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
EXTENDED (Continued)						
STS STX		1	1	Op Code Address	1	Op Code
317		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
	6	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	0	Address of Operand	1	Irrelevant Data (Note 1)
		5	1	Address of Operand	0	Operand Data (High Order Byte)
		6	1	Address of Operand + 1	0	Operand Data (Low Order Byte)
JSR		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Subroutine (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
		4	1	Subroutine Starting Address	1	Op Code of Next Instruction
	9	5	1	Stack Pointer	0	Return Address (Low Order Byte)
		6	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		7	0	Stack Pointer — 2	1	Irrelevant Data (Note 1)
		8	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
		9	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
INHERENT						
ABA DAA SEC	2	1	1	Op Code Address	1	Op Code
ASL DEC SEI ASR INC SEV	2	2	1	Op Code Address + 1	1	Op Code of Next Instruction
CBA LSR TAB		1				
CLC NEG TAP						
CLI NOP TBA CLR ROL TPA		ł				
CLV ROR TST		ļ				
COM SBA	ļ	ļ <u>.</u>	 	On Code Address	1	Op Code
DES DEX		1	1	Op Code Address 1.1	1	·
INS	4	2	1	Op Code Address + 1		Op Code of Next Instruction
INX		3	0	Previous Register Contents	1	Irrelevant Data (Note 1)
	 	4	0	New Register Contents	1 1	Irrelevant Data (Note 1)
PSH		1	1	Op Code Address	1 1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	1	Stack Pointer	0	Accumulator Data
		4	0	Stack Pointer — 1	1	Accumulator Data
PUL		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
	1	3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1 1	Operand Data from Stack
TSX	1	1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
	'	3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	0	New Index Register	1	irrelevant Data (Note 1)
TXS		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
	7	3	0	Index Register	1	Irrelevant Data
		4	0	New Stack Pointer	1	Irrelevant Data
RTS		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 2)
	5	3	0	Stack Pointer	1	irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
		5	1	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)



TABLE 8 — OPERATIONS SUMMARY (CONCLUDED)


Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
INHERENT (Continued)	·	- 4	1	IOn Code Address	1	Op Code
WAI		1	1	Op Code Address	1	Op Code Op Code of Next Instruction
		2	1	Op Code Address + 1		
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
	_	4	1	Stack Pointer — 1	0	Return Address (High Order Byte)
	9	5	1	Stack Pointer — 2	0	Index Register (Low Order Byte)
		6	1	Stack Pointer — 3	0	Index Register (High Order Byte)
		7	1	Stack Pointer — 4	0	Contents of Accumulator A
		8	1	Stack Pointer — 5	0	Contents of Accumulator B
		9	1	Stack Pointer — 6	1	Contents of Cond. Code Register
RTI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 2)
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Contents of Cond. Code Register from Stack
	10	5	1	Stack Pointer + 2	1	Contents of Accumulator B from Stack
		6	1	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	1	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
		8	1	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
1		9	1	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
		10	1	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 1)
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer — 1	0	Return Address (High Order Byte)
		5	1	Stack Pointer — 2	0	Index Register (Low Order Byte)
	12	6	1	Stack Pointer — 3	0	Index Register (High Order Byte)
	'2	7	1	Stack Pointer — 4	0	Contents of Accumulator A
		8	1	Stack Pointer — 5	0	Contents of Accumulator B
		9	1	Stack Pointer - 6	0	Contents of Cond. Code Register
		10	0	Stack Pointer 7	1	Irrelevant Data (Note 1)
		11	1	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	1	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)
RELATIVE						
BCC BHI BNE		1	1	Op Code Address	1	Op Code
BCS BLE BPL		2	1	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA BGE BLT BVC	4	3	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
BGT BMI BVS		4	0	Branch Address	1	Irrelevant Data (Note 1)
BSR		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Branch Offset
		3	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
	_	4	1	Stack Pointer	0	Return Address (Low Order Byte)
	8	5	;	Stack Pointer — 1	0	Return Address (High Order Byte)
	1	6	0	Stack Pointer — 2	1	Irrelevant Data (Note 1)
		7	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
		ì	0	•		
	1	8	U	Subroutine Address (Note 4)	1_	Irrelevant Data (Note 1)

NOTES:

- 1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high-impedance three-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.
- 2. Data is ignored by the MPU.
- 3. For TST, VMA=0 and Operand data does not change.
- 4. MS Byte of Address Bus = MS Byte of Address of BSR instruction and LS Byte of Address Bus = LS Byte of Sub-Routine Address.




MOTOROLA Semiconductor Products Inc.



This page intentionally left blank.

PACKAGE DIMENSIONS



L SUFFIX CERAMIC PACKAGE CASE 715-05


	MILLIM	ETERS	INCHES					
DIM	MIN	MAX	MIN	MAX				
Α	50.29	51.31	1.980	2.020				
В	14.63	15.49	0.576	0.610				
c	2.79	4.32	0.110	0.170				
D	0.38	0.53	0.015	0.021				
F	0.76	1.52	0.030	0.060				
G	2.54	BSC	0.100 BSC					
J	0.20	0.33	0.008	0.013				
K	2.54	4.57	0.100	0.180				
L	14.99	15.65	0.590	0.616				
М	_	100	-	100				
N	1.02	1.52	0.040	0.060				

NOTES

- DIMENSION A: IS DATUM.
 POSITIONAL TOLERANCE FOR LEADS:

⊕ 0.25 (0.010) M T AM

- 3. IT IS SEATING PLANE.
- 4. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.





MC6802/D