SN65LBC173A, SN75LBC173A
QUADRUPLE RS-485 DIFFERENTIAL LINE RECEIVERS
SLLS456A – NOVEMBER 2000 – REVISED FEBRUAR Y 2001
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Designed for TIA/EIA-485, TIA/EIA-422, and
ISO 8482 Applications
Signaling Rate† Exceeding 50 Mbps
Fail-Safe in Bus Short-Circuit, Open-Circuit,
and Idle-Bus Conditions
ESD Protection on Bus Inputs
Exceeds 6 kV
Common-Mode Bus Input Range
–7 V to 12 V
Propagation Delay Times <16 ns
Low Standby Power Consumption <20 µA
Pin-Compatible Upgrade for AM26LS32,
DS96F173, LTC488, and SN75173
description
The SN65LBC173A and SN75LBC173A are
quadruple differential line receivers with 3-state
outputs, designed for TIA/EIA-485 (RS-485),
TIA/EIA-422 (RS-422), and ISO 8482 (Euro
RS-485) applications.
These devices are optimized for balanced
multipoint bus communication at data rates up to
and exceeding 50 million bits per second. The
transmission media may be twisted-pair cables,
printed-circuit board traces, or backplanes. The
ultimate rate and distance of data transfer is
dependent upon the attenuation characteristics of
the media and the noise coupling to the
environment.
Each receiver operates over a wide range of positive and negative common-mode input voltages, and features
ESD protection to 6 kV, making it suitable for high-speed multipoint data transmission applications in harsh
environments. These devices are designed using LinBiCMOS, facilitating low power consumption and
robustness.
The G and G inputs provide enable control logic for either positive- or negative-logic enabling all four drivers.
When disabled or powered off, the receiver inputs present a high-impedance to the bus for reduced system
loading.
The SN75LBC173A is characterized for operation over the temperature range of 0°C to 70°C. The
SN65LBC173A is characterized over the temperature range from –40°C to 85°C.
Copyright 2001, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
LinBiCMOS is a trademark of Texas Instruments.
†The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
1B
1A
1Y
G
2Y
2A
2B
GND
VCC
4B
4A
4Y
G
3Y
3A
3B
logic diagram
G
G
1A
1B 1Y
2A
2B 2Y
3A
3B 3Y
4A
4B 4Y
SN65LBC173A (Marked as 65LBC173A)
SN75LBC173A (Marked as 75LBC173A)
D or N PACKAGE
(TOP VIEW)
SN65LBC173A, SN75LBC173A
QUADRUPLE RS-485 DIFFERENTIAL LINE RECEIVERS
SLLS456A – NOVEMBER 2000 – REVISED FEBRUAR Y 2001
2POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
FUNCTION TABLE
(each receiver)
DIFFERENTIAL INPUTS ENABLES OUTPUT
DIFFERENTIAL
INPUTS
A – B (VID)G G
OUTPUT
Y
V≤02V
H X
L
VID ≤ –0.2 V X L L
02V V 001V
H X
?
–0.2 V < VID < –0.01 V X L ?
001V≤V
H X
H
–0.01 V ≤ VID X L H
X
L H
Z
XOPEN OPEN Z
Short circuit
H X
H
Short circuit X L H
Open circuit H X H
H = high level, L = low level, X = irrelevant, Z = high impedance (off),
? = indeterminate
AVAILABLE OPTIONS
PACKAGE
TAPLASTIC
SMALL OUTLINE†
(JEDEC MS-012)
PLASTIC
DUAL-IN-LINE
(JEDEC MS-001)
0°C to 70°C SN75LBC173AD SN75LBC173AN
–40°C to 85°C SN65LBC173AD SN65LBC173AN
†Add an R suffix for taped and reeled
equivalent input and output schematic diagrams
16 V
16 V
100 kΩ
18 kΩ
4 kΩ
4 kΩ
Input
A Input VCC
16 V
16 V
100 kΩ
18 kΩ
4 kΩ
4 kΩ
Input
B Input VCC
1 kΩ
8 V 100 kΩ
VCC
Input 1 kΩ
8 V
100 kΩ
VCC
Input
G Input
8 V
G Input
VCC
5 Ω
8 V 8 V
Y Output
Output
SN65LBC173A, SN75LBC173A
QUADRUPLE RS-485 DIFFERENTIAL LINE RECEIVERS
SLLS456A – NOVEMBER 2000 – REVISED FEBRUAR Y 2001
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
absolute maximum ratings†
Supply voltage range, VCC (see Note 1) –0.3 V to 6 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage range at any bus input (DC) –10 V to 15 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage range at any bus input (transient pulse through 100 Ω, see Figure 5) –30 V to 30 V. . . . . . . . . . . . . .
Voltage input range at G and G, VI –0.5 V to VCC + 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Electrostatic discharge:
Human body model (see Note 2): A and B to GND 6 kV . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
All pins 5 kV. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Charged-device model (see Note 3): All pins 2 kV. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range –65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous power dissipation See Power Dissipation Rating Table. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
†Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only , and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may af fect device reliability.
NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to GND, and are steady-state (unless otherwise specified).
2. Tested in accordance with JEDEC Standard 22, Test Method A114-A.
3. Tested in accordance with JEDEC Standard 22, Test Method C101.
DISSIPATION RATING TABLE
PACKAGE TA ≤ 25°C
POWER RATING DERATING F ACTOR‡
ABOVE TA = 25°CTA = 70°C
POWER RATING TA = 85°C
POWER RATING
D1080 mW 8.7 mW/°C690 mW 560 mW
N1150 mW 9.2 mW/°C736 mW 598 mW
‡This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air
flow.
recommended operating conditions
MIN NOM MAX UNIT
Supply voltage, VCC 4.75 5 5.25 V
Voltage at any bus terminal A, B –7 12 V
High-level input voltage, VIH
GG
2 VCC
V
Low-level input voltage, VIL G, G 0 0.8 V
Output current Y –8 8 mA
Operating free air temperature T
SN75LBC173A 0 70
°C
Operating free-air temperature, TASN65LBC173A –40 85 °C
SN65LBC173A, SN75LBC173A
QUADRUPLE RS-485 DIFFERENTIAL LINE RECEIVERS
SLLS456A – NOVEMBER 2000 – REVISED FEBRUAR Y 2001
4POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
electrical characteristics over recommended operating conditions
PARAMETER TEST CONDITIONS MIN TYP†MAX UNIT
VIT+ Positive-going differential input voltage threshold
7V≤V≤12 V (V (V + V )/2)
–80 –10
mV
VIT– Negative-going differential input voltage threshold –7 V ≤ VCM ≤12 V (VCM = (VA + VB )/2) –200 –120 mV
VHYS Hysteresis voltage (VIT+ – VIT–) 40 mV
VIK Input clamp voltage II = –18 mA –1.5 –0.8 V
VOH High-level output voltage VID = 200 mV,
IOH = –8 mA
See Figure 1
2.7 4.8
V
VOL Low-level output voltage VID = –200 mV,
IOL = 8 m A
See Figure 1 0.2 0.4 V
IOZ High-impedance-state output current VO = 0 V to VCC –1 1µA
Line input current
Other input at 0 V, VI = 12 V 0.9
mA
IILine input current
Other
in ut
at
0
V
,
VCC = 0 V or 5 V VI = –7 V –0.7 mA
IIH High-level input current
Enable inputs G G
100 µA
IIL Low-level input current Enable inputs G, G –100 µA
RIInput resistance A, B inputs 12 kΩ
Supply current
VID = 5 V G at 0 V, G at VCC 20 µA
ICC Supply current No load G at VCC, G at 0 V 11 16 mA
†All typical values are at VCC = 5 V and 25°C.
switching characteristics over recommended operating conditions
PARAMETER TEST CONDITIONS MIN TYP†MAX UNIT
trOutput rise time 2 4 ns
tfOutput fall time
V 3Vto3V SeeFigure2
2 4 ns
tPLH Propagation delay time, low-to-high level output VID = –3 V to 3 V, See F igure 2 9 12 16 ns
tPHL Propagation delay time, high-to-low level output 9 12 16 ns
tPZH Propagation delay time, high-impedance to high-level output
See Figure 3
27 38 ns
tPHZ Propagation delay time, high-level to high-impedance output See Figure 3 7 16 ns
tPZL Propagation delay time, high-impedance to low level output
See Figure 4
29 38 ns
tPLZ Propagation delay time, low-level to high-impedance output See Figure 4 12 16 ns
tsk(p) Pulse skew (| (tPLH – tPHL) |) 0.2 1 ns
tsk(o) Output skew (see Note 4) 2 ns
tsk(pp) Part-to-part skew (see Note 5) 2 ns
†All typical values are at VCC = 5 V and 25°C.
NOTES: 4. Outputs skew (tsk(o)) is the magnitude of the time delay difference between the outputs of a single device with all of the inputs
connected together.
5. Part-to-part skew (tsk(pp)) is the magnitude of the difference in propagation delay times between any specified terminals of two
devices when both devices operate with the same input signals, the same supply voltages, at the same temperature, and have
identical packages and test circuits.
SN65LBC173A, SN75LBC173A
QUADRUPLE RS-485 DIFFERENTIAL LINE RECEIVERS
SLLS456A – NOVEMBER 2000 – REVISED FEBRUAR Y 2001
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
VID
VO
IO
VA
VB
Figure 1. Voltage and Current Definitions
A
B
Generator 50 Ω
Generator 50 Ω
Y
CL = 15 pF
(Includes Probe and
Jig Capacitance)
Generators: PRR = 1 MHz, 50% Duty Cycle,
tr <6 ns, Zo = 50 Ω
90% 90%
1.5 V
1.5 V 3 V
0 V
tPLH tPHL
VOH
VOL
trtf
Input B
Input A
Output Y 10% 10%
1.5 V
Figure 2. Switching Test Circuit and Waveforms
A
B
Generator 50 Ω
Y
1.5 V1.5 V 3 V
0 V
tPZH tPHZ VOH
GND
G
YVOH –0.5 V
1.5 V
1.5 V
GG
VCC
1 kΩ
VCC
Generators: PRR = 1 MHz, 50% Duty Cycle,
tr <6 ns, Zo = 50 Ω
CL = 15 pF
(Includes Probe and
Jig Capacitance)
Figure 3. Test Circuit Waveforms, tPZH and tPHZ
SN65LBC173A, SN75LBC173A
QUADRUPLE RS-485 DIFFERENTIAL LINE RECEIVERS
SLLS456A – NOVEMBER 2000 – REVISED FEBRUAR Y 2001
6POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
A
B
Generator 50 Ω
Y
1.5 V1.5 V 3 V
0 V
tPZL tPLZ
VOL
VCC
G
YVOL + 0.5 V
1.5 V
–1.5 V
GG
VCC
1 kΩ
VCC
Generators: PRR = 1 MHz, 50% Duty Cycle,
tr <6 ns, Zo = 50 Ω
CL = 15 pF
(Includes Probe and
Jig Capacitance)
Figure 4. Test Circuit Waveforms, tPZL and tPLZ
Pulse Generator,
15 µs Duration,
1% Duty Cycle
100 Ω VTEST
0 V
15 µs1.5 ms VTEST
Figure 5. Test Circuit and Waveform, Transient Over-Voltage Test
SN65LBC173A, SN75LBC173A
QUADRUPLE RS-485 DIFFERENTIAL LINE RECEIVERS
SLLS456A – NOVEMBER 2000 – REVISED FEBRUAR Y 2001
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS
Figure 6
–600
–400
–200
0
200
400
600
800
–10 –5 0 5 10 15
VCC = 0 V
VCC = 5 V
Bus Input Current –
Bus Input Voltage – V
BUS INPUT CURRENT
vs
BUS INPUT VOLTAGE
Aµ
Figure 7
0
1
2
3
4
5
6
–150 –100 –50 0 50
VIC = –7 V
VIC = 0 V
VIC = 12 V
VIC = –7 V
VIC = 0 V
VIC = 12 V
VCC = 5 V
TA = 25°C
– Output Voltage – V
Differential Input Voltage – mV
OUTPUT VOLTAGE
vs
DIFFERENTIAL INPUT VOLTAGE
VO
Figure 8
0
10
20
30
40
50
60
1 10 100
VCC = 5 V, No Load
VCC = 4.75 V, CL = 15 pF
VCC = 5 V, CL = 15 pF
VCC = 5.25 V, CL = 15 pF
– Supply Current – mA
Signaling Rate (All Four Channels) – Mbps
SUPPLY CURRENT
vs
SIGNALING RATE (ALL FOUR CHANNELS)
ICC
Figure 9
11
11.5
12
12.5
13
13.5
–40 –20 0 20 40 60 80
tPHL
tPLH
Propagation Delay Time – ns
PROPAGATION DELAY TIME
vs
FREE-AIR TEMPERATURE
TA – Free-Air Temperature – °C
SN65LBC173A, SN75LBC173A
QUADRUPLE RS-485 DIFFERENTIAL LINE RECEIVERS
SLLS456A – NOVEMBER 2000 – REVISED FEBRUAR Y 2001
8POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS
A, B
500 mV
5 V
–500 mV
0 V
20 ns
Y
Figure 10. Receiver Inputs and Outputs, 50 Mbps Signaling Rate
SN65LBC173A, SN75LBC173A
QUADRUPLE RS-485 DIFFERENTIAL LINE RECEIVERS
SLLS456A – NOVEMBER 2000 – REVISED FEBRUAR Y 2001
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
TMS320F243
DSP
(Controller)
SPISIMO
SN65LBC174A SN65LBC173A TMS320F241
DSP
(Embedded
Application)
SPISIMO
IOPA1
SPISTE SPISTE
IOPA0
(Handshake
/Status)
SPICLK
IOPA0
IOPA1
(Enable)
SPICLK
SPISOMI SPISOMI
IOPA2
IOPA2
(Enable)
Figure 11. Typical Application Circuit, DSP-to-DSP Link via Serial Peripheral Interface
Servo
Drive SN65LBC173A
Encoder Phase A
Status Bit
Encoder Phase B
Encoder Index
Motion Controller
Figure 12. Typical Application Circuit, High-Speed Servomotor Encoder Interface
SN65LBC173A, SN75LBC173A
QUADRUPLE RS-485 DIFFERENTIAL LINE RECEIVERS
SLLS456A – NOVEMBER 2000 – REVISED FEBRUAR Y 2001
10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL DATA
D (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE
14 PINS SHOWN
4040047/D 10/96
0.228 (5,80)
0.244 (6,20)
0.069 (1,75) MAX 0.010 (0,25)
0.004 (0,10)
1
14
0.014 (0,35)
0.020 (0,51)
A
0.157 (4,00)
0.150 (3,81)
7
8
0.044 (1,12)
0.016 (0,40)
Seating Plane
0.010 (0,25)
PINS **
0.008 (0,20) NOM
A MIN
A MAX
DIM
Gage Plane
0.189
(4,80)
(5,00)
0.197
8
(8,55)
(8,75)
0.337
14
0.344
(9,80)
16
0.394
(10,00)
0.386
0.004 (0,10)
M
0.010 (0,25)
0.050 (1,27)
0°–8°
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
D. Falls within JEDEC MS-012
SN65LBC173A, SN75LBC173A
QUADRUPLE RS-485 DIFFERENTIAL LINE RECEIVERS
SLLS456A – NOVEMBER 2000 – REVISED FEBRUAR Y 2001
11
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL DATA
N (R-PDIP-T**) PLASTIC DUAL-IN-LINE PACKAGE
0.325 (8,26)
0.300 (7,62)
0.010 (0,25) NOM
Gauge Plane
0.015 (0,38)
0.430 (10,92) MAX
20
0.975
(24,77)
0.940
(23,88)
18
0.920
0.850
14
0.775
0.745
(19,69)
(18,92)
16
0.775
(19,69)
(18,92)
0.745
A MIN
DIM
A MAX
PINS **
(23,37)
(21,59)
Seating Plane
14/18 PIN ONLY
4040049/D 02/00
9
8
0.070 (1,78) MAX
A
0.035 (0,89) MAX 0.020 (0,51) MIN
16
1
0.015 (0,38)
0.021 (0,53)
0.200 (5,08) MAX
0.125 (3,18) MIN
0.240 (6,10)
0.260 (6,60)
M
0.010 (0,25)
0.100 (2,54)
16 PINS SHOWN
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001).
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its products to the specifications applicable at the time of sale in accordance with
TI’s standard warranty . T esting and other quality control techniques are utilized to the extent TI deems necessary
to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except
those mandated by government requirements.
Customers are responsible for their applications using TI components.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
products or services might be or are used. TI’s publication of information regarding any third party’s products
or services does not constitute TI’s approval, license, warranty or endorsement thereof.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation
or reproduction of this information with alteration voids all warranties provided for an associated TI product or
service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.
Resale of TI’s products or services with
statements different from or beyond the parameters
stated by TI for
that product or service voids all express and any implied warranties for the associated TI product or service,
is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.
Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www .ti.com/sc/docs/stdterms.htm
Mailing Address:
Texas Instruments
Post Office Box 655303
Dallas, Texas 75265
Copyright 2001, Texas Instruments Incorporated