

Power MOS Field-Effect Transistors

N-Channel Enhancement-Mode Power Field-Effect Transistors

24 A and 27 A, 60 V – 100 V

$r_{DS(on)}$ = 0.085 Ω and 0.11 Ω


Features:

- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device

The IRF540, IRF541, IRF542, and IRF543 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-220AB plastic package.

N-CHANNEL ENHANCEMENT MODE



TERMINAL DIAGRAM

TERMINAL DESIGNATION




JEDEC TO-220AB

Absolute Maximum Ratings

Parameter	IRF540	IRF541	IRF542	IRF543	Units
V_{DS} Drain - Source Voltage ①	100	60	100	60	V
V_{DGR} Drain - Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$) ①	100	60	100	60	V
$I_D @ T_C = 25^\circ\text{C}$ Continuous Drain Current	27	27	24	24	A
$I_D @ T_C = 100^\circ\text{C}$ Continuous Drain Current	17	17	15	15	A
I_{DM} Pulsed Drain Current ③	108	108	96	96	A
V_{GS} Gate - Source Voltage	± 20				V
$P_D @ T_C = 25^\circ\text{C}$ Max. Power Dissipation	125		(See Fig. 14)		W
Linear Derating Factor	1.0		(See Fig. 14)		W/ $^\circ\text{C}$
I_{LM} Inductive Current, Clamped	108		(See Fig. 15 and 16) $L = 100\mu\text{H}$ 108 96		A
T_J T_{stg} Operating Junction and Storage Temperature Range	-55 to 150				$^\circ\text{C}$
Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)				$^\circ\text{C}$

IRF540, IRF541, IRF542, IRF543

Electrical Characteristics @ T_C = 25°C (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions	
BV _{DSS} Drain - Source Breakdown Voltage	IRF540 IRF542	100	—	—	V	V _{GS} = 0V I _D = 250μA	
	IRF541 IRF543	60	—	—	V		
	ALL	—	—	—	—		
V _{GS(th)} Gate Threshold Voltage	ALL	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 250μA	
I _{GSS} Gate-Source Leakage Forward	ALL	—	—	500	nA	V _{GS} = 20V	
I _{GSS} Gate-Source Leakage Reverse	ALL	—	—	-500	nA	V _{GS} = -20V	
I _{DSS} Zero Gate Voltage Drain Current	ALL	—	—	250	μA	V _{DS} = Max. Rating, V _{GS} = 0V	
		—	—	1000	μA	V _{DS} = Max. Rating x 0.8, V _{GS} = 0V, T _C = 125°C	
I _{D(on)} On-State Drain Current ②	IRF540 IRF541	27	—	—	A	V _{DS} > I _{D(on)} × R _{DS(on)} max., V _{GS} = 10V	
	IRF542 IRF543	24	—	—	A		
	ALL	—	—	—	—		
R _{DS(on)} Static Drain-Source On-State Resistance ②	IRF540 IRF541	—	0.07	0.085	Ω	V _{GS} = 10V, I _D = 15A	
	IRF542 IRF543	—	0.09	0.11	Ω		
	ALL	—	—	—	—		
g _{fs} Forward Transconductance ②	ALL	6.0	10	—	S (Ω)	V _{DS} > I _{D(on)} × R _{DS(on)} max., I _D = 15A	
C _{iss} Input Capacitance	ALL	—	1275	—	pF	V _{GS} = 0V, V _{DS} = 25V, f = 1.0 MHz See Fig. 10	
C _{oss} Output Capacitance	ALL	—	550	—	pF		
C _{rss} Reverse Transfer Capacitance	ALL	—	160	—	pF		
t _{d(on)} Turn-On Delay Time	ALL	—	16	30	ns	V _{DD} = 30V, I _D = 15A, Z ₀ = 4.7Ω See Fig. 17	
t _r Rise Time	ALL	—	27	60	ns		
t _{d(off)} Turn-Off Delay Time	ALL	—	38	80	ns	(MOSFET switching times are essentially independent of operating temperature.)	
t _f Fall Time	ALL	—	14	30	ns		
Q _g Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	38	60	nC	V _{GS} = 10V, I _D = 34A, V _{DS} = 0.8 Max. Rating. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Q _{gs} Gate-Source Charge	ALL	—	17	26	nC		
Q _{gd} Gate-Drain ("Miller") Charge	ALL	—	21	32	nC		
L _D Internal Drain Inductance	ALL	—	3.5	—	nH	Measured from the contact screw on tab to center of die.	Modified MOSFET symbol showing the internal device inductances. 
		—	4.5	—	nH		
L _S Internal Source Inductance	ALL	—	7.5	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.	

Thermal Resistance

R _{thJC} Junction-to-Case	ALL	—	—	1.0	°C/W	
R _{thCS} Case-to-Sink	ALL	—	1.0	—	°C/W	Mounting surface flat, smooth, and greased.
R _{thJA} Junction-to-Ambient	ALL	—	—	80	°C/W	Free Air Operation

Source-Drain Diode Ratings and Characteristics

I _S Continuous Source Current (Body Diode)	IRF540 IRF541	—	—	27	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
	IRF542 IRF543	—	—	24	A	
I _{SM} Pulse Source Current (Body Diode) ③	IRF540 IRF541	—	—	108	A	
	IRF542 IRF543	—	—	96	A	
V _{SD} Diode Forward Voltage ②	IRF540 IRF541	—	—	2.5	V	T _C = 25°C, I _S = 27A, V _{GS} = 0V
	IRF542 IRF543	—	—	2.3	V	T _C = 25°C, I _S = 24A, V _{GS} = 0V
t _{rr} Reverse Recovery Time	ALL	—	500	—	ns	T _J = 150°C, I _F = 27A, dI _F /dt = 100A/μs
Q _{RR} Reverse Recovered Charge	ALL	—	2.9	—	μC	T _J = 150°C, I _F = 27A, dI _F /dt = 100A/μs
t _{on} Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

① T_J = 25°C to 150°C. ② Pulse Test: Pulse width < 300μs, Duty Cycle < 2%.

③ Repetitive Rating: Pulse width limited by max. junction temperature.

See Transient Thermal Impedance Curve (Fig. 5).

IRF540, IRF541, IRF542, IRF543




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRF540, IRF541, IRF542, IRF543




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage