

## Power MOS Field-Effect Transistors

### N-Channel Enhancement-Mode Power Field-Effect Transistors

24 A and 27 A, 60 V – 100 V

$r_{DS(on)}$  = 0.085  $\Omega$  and 0.11  $\Omega$


#### Features:

- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device

The IRF540, IRF541, IRF542, and IRF543 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-220AB plastic package.

#### N-CHANNEL ENHANCEMENT MODE



#### TERMINAL DIAGRAM

#### TERMINAL DESIGNATION




#### JEDEC TO-220AB

### Absolute Maximum Ratings

Parameter	IRF540	IRF541	IRF542	IRF543	Units
$V_{DS}$ Drain - Source Voltage ①	100	60	100	60	V
$V_{DGR}$ Drain - Gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ ) ①	100	60	100	60	V
$I_D @ T_C = 25^\circ\text{C}$ Continuous Drain Current	27	27	24	24	A
$I_D @ T_C = 100^\circ\text{C}$ Continuous Drain Current	17	17	15	15	A
$I_{DM}$ Pulsed Drain Current ③	108	108	96	96	A
$V_{GS}$ Gate - Source Voltage	$\pm 20$				V
$P_D @ T_C = 25^\circ\text{C}$ Max. Power Dissipation	125		(See Fig. 14)		W
Linear Derating Factor	1.0		(See Fig. 14)		W/ $^\circ\text{C}$
$I_{LM}$ Inductive Current, Clamped	108		(See Fig. 15 and 16) $L = 100\mu\text{H}$ 108 96		A
$T_J$ Operating Junction and $T_{stg}$ Storage Temperature Range	-55 to 150				$^\circ\text{C}$
Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)				$^\circ\text{C}$

**IRF540, IRF541, IRF542, IRF543**


**Electrical Characteristics @ T<sub>C</sub> = 25°C (Unless Otherwise Specified)**

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions	
BV <sub>DSS</sub> Drain - Source Breakdown Voltage	IRF540 IRF542	100	—	—	V	V <sub>GS</sub> = 0V I <sub>D</sub> = 250μA	
	IRF541 IRF543	60	—	—	V		
	ALL	—	—	—	—		
V <sub>GS(th)</sub> Gate Threshold Voltage	ALL	2.0	—	4.0	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	
I <sub>GSS</sub> Gate-Source Leakage Forward	ALL	—	—	500	nA	V <sub>GS</sub> = 20V	
I <sub>GSS</sub> Gate-Source Leakage Reverse	ALL	—	—	-500	nA	V <sub>GS</sub> = -20V	
I <sub>DSS</sub> Zero Gate Voltage Drain Current	ALL	—	—	250	μA	V <sub>DS</sub> = Max. Rating, V <sub>GS</sub> = 0V	
		—	—	1000	μA	V <sub>DS</sub> = Max. Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = 125°C	
I <sub>D(on)</sub> On-State Drain Current ②	IRF540 IRF541	27	—	—	A	V <sub>DS</sub> > I <sub>D(on)</sub> x R <sub>DS(on)</sub> max., V <sub>GS</sub> = 10V	
	IRF542 IRF543	24	—	—	A		
	ALL	—	—	—	—		
R <sub>DS(on)</sub> Static Drain-Source On-State Resistance ②	IRF540 IRF541	—	0.07	0.085	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 15A	
	IRF542 IRF543	—	0.09	0.11	Ω		
	ALL	—	—	—	—		
g <sub>fs</sub> Forward Transconductance ②	ALL	6.0	10	—	S (Ω)	V <sub>DS</sub> > I <sub>D(on)</sub> x R <sub>DS(on)</sub> max., I <sub>D</sub> = 15A	
C <sub>iss</sub> Input Capacitance	ALL	—	1275	—	pF	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0 MHz See Fig. 10	
C <sub>oss</sub> Output Capacitance	ALL	—	550	—	pF		
C <sub>rss</sub> Reverse Transfer Capacitance	ALL	—	160	—	pF		
t <sub>d(on)</sub> Turn-On Delay Time	ALL	—	16	30	ns	V <sub>DD</sub> = 30V, I <sub>D</sub> = 15A, Z <sub>0</sub> = 4.7Ω See Fig. 17 (MOSFET switching times are essentially independent of operating temperature.)	
t <sub>r</sub> Rise Time	ALL	—	27	60	ns		
t <sub>d(off)</sub> Turn-Off Delay Time	ALL	—	38	80	ns		
t <sub>f</sub> Fall Time	ALL	—	14	30	ns		
Q <sub>g</sub> Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	38	60	nC	V <sub>GS</sub> = 10V, I <sub>D</sub> = 34A, V <sub>DS</sub> = 0.8 Max. Rating. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Q <sub>gs</sub> Gate-Source Charge	ALL	—	17	26	nC		
Q <sub>gd</sub> Gate-Drain ("Miller") Charge	ALL	—	21	32	nC		
L <sub>D</sub> Internal Drain Inductance	ALL	—	3.5	—	nH	Measured from the contact screw on tab to center of die.	Modified MOSFET symbol showing the internal device inductances. 
		—	4.5	—	nH		
L <sub>S</sub> Internal Source Inductance	ALL	—	7.5	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.	

**Thermal Resistance**

R <sub>thJC</sub> Junction-to-Case	ALL	—	—	1.0	°C/W	
R <sub>thCS</sub> Case-to-Sink	ALL	—	1.0	—	°C/W	Mounting surface flat, smooth, and greased.
R <sub>thJA</sub> Junction-to-Ambient	ALL	—	—	80	°C/W	Free Air Operation

**Source-Drain Diode Ratings and Characteristics**

I <sub>S</sub> Continuous Source Current (Body Diode)	IRF540 IRF541	—	—	27	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
	IRF542 IRF543	—	—	24	A	
I <sub>SM</sub> Pulse Source Current (Body Diode) ③	IRF540 IRF541	—	—	108	A	
	IRF542 IRF543	—	—	96	A	
V <sub>SD</sub> Diode Forward Voltage ②	IRF540 IRF541	—	—	2.5	V	T <sub>C</sub> = 25°C, I <sub>S</sub> = 27A, V <sub>GS</sub> = 0V
	IRF542 IRF543	—	—	2.3	V	T <sub>C</sub> = 25°C, I <sub>S</sub> = 24A, V <sub>GS</sub> = 0V
t <sub>rr</sub> Reverse Recovery Time	ALL	—	500	—	ns	T <sub>J</sub> = 150°C, I <sub>F</sub> = 27A, dI <sub>F</sub> /dt = 100A/μs
Q <sub>RR</sub> Reverse Recovered Charge	ALL	—	2.9	—	μC	T <sub>J</sub> = 150°C, I <sub>F</sub> = 27A, dI <sub>F</sub> /dt = 100A/μs
t <sub>on</sub> Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .				

① T<sub>J</sub> = 25°C to 150°C. ② Pulse Test: Pulse width < 300μs, Duty Cycle < 2%.

③ Repetitive Rating: Pulse width limited by max. junction temperature.

See Transient Thermal Impedance Curve (Fig. 5).

IRF540, IRF541, IRF542, IRF543




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRF540, IRF541, IRF542, IRF543




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage