LP3996
LP3996 Dual Linear Regulator with 300mA and 150mA Outputs and
Power-On-Reset
Literature Number: SNVS360B
January 11, 2008
LP3996
Dual Linear Regulator with 300mA and 150mA Outputs and
Power-On-Reset
General Description
The LP3996 is a dual low dropout regulator with power-on-
reset circuit. The first regulator can source 150mA, while the
second is capable of sourcing 300mA and has a power-on-
reset function included.
The LP3996 provides 1.5% accuracy requiring an ultra low
quiescent current of 35µA. Separate enable pins allow each
output of the LP3996 to be shut down, drawing virtually zero
current.
The LP3996 is designed to be stable with small footprint ce-
ramic capacitors down to 1µF. An external capacitor may be
used to set the POR delay time as required.
The LP3996 is available in fixed output voltages and comes
in a 10 pin, 3mm x 3mm, LLP package. .
Features
2 LDO Outputs with Independent Enable
1.5% Accuracy at Room Temperature, 3% over
Temperature
Power-On-Reset Function with Adjustable Delay
Thermal Shutdown Protection
Stable with Ceramic Capacitors
Key Specifications
Input Voltage Range 2.0V to 6.0V
Low Dropout Voltage 210mV at 300mA
Ultra-Low IQ (enabled) 35µA
Virtually Zero IQ (disabled) <10nA
Package
All available in Lead Free option.
10 pin LLP 3mm x 3mm
For other package options contact your NSC sales office.
Applications
Cellular Handsets
PDA's
Wireless Network Adaptors
Typical Application Circuit
20145801
© 2008 National Semiconductor Corporation 201458 www.national.com
LP3996 Dual Linear Regulator with 300mA and 150mA Outputs and Power-On-Reset
Functional Block Diagram
20145806
Pin Descriptions
LLP-10 Package
Pin No Symbol Name and Function
1 VIN Voltage Supply Input. Connect a 1µF capacitor between this pin
and GND.
2 EN1 Enable Input to Regulator 1. Active high input.
High = On. Low = OFF.
3 EN2 Enable Input to Regulator 2. Active high input.
High = On. Low = OFF.
4 CBYP Internal Voltage Reference Bypass. Connect a 10nF capacitor
from this pin to GND to reduce output noise and improve line
transient and PSRR.
This pin may be left open.
5 SET Set Delay Input. Connect a capacitor between this pin and GND
to set the POR delay time. If left open, there will be no delay.
6 GND Common Ground pin. Connect externally to exposed pad.
7 N/C No Connection. Do not connect to any other pin.
8 POR Power-On Reset Output. Open drain output. Active low indicates
under-voltage output on Regulator 2. A pull-up resistor is required
for correct operation.
9 VOUT2 Output of Regulator 2. 300mA maximum current output. Connect
a 1µF capacitor between this pin and GND.
10 VOUT1 Output of Regulator 1. 150mA maximum current output. Connect
a 1µF capacitor between this pin and GND.
Pad GND Common Ground. Connect to Pin 6.
www.national.com 2
LP3996
Connection Diagram
LLP-10 Package
20145803
See NS package number SDA10A
3 www.national.com
LP3996
Ordering Information (LLP-10)
For other voltage options, please contact your local NSC sales office
* These parts avaliable soon.
Output Voltage (V) Order Number Spec Package Marking Supplied As
Vout1 Vout2
0.8 3.3 LP3996SD-0833 NOPB L167B 1000 Units, Tape-and-Reel
LP3996SDX-0833 NOPB 4500 Units, Tape-and-Reel
LP3996SD-0833 1000 Units, Tape-and-Reel
LP3996SDX-0833 4500 Units, Tape-and-Reel
1.0 1.8 LP3996SD-1018 NOPB L227B 1000 Units, Tape-and-Reel
LP3996SDX-1018 NOPB 4500 Units, Tape-and-Reel
LP3996SD-1018 1000 Units, Tape-and-Reel
LP3996SDX-1018 4500 Units, Tape-and-Reel
1.5 2.5 LP3996SD-1525 NOPB L168B 1000 Units, Tape-and-Reel
LP3996SDX-1525 NOPB 4500 Units, Tape-and-Reel
LP3996SD-1525 1000 Units, Tape-and-Reel
LP3996SDX-1525 4500 Units, Tape-and-Reel
1.8 3.3 LP3996SD-1833 NOPB L228B 1000 Units, Tape-and-Reel
LP3996SDX-1833 NOPB 4500 Units, Tape-and-Reel
LP3996SD-1833 1000 Units, Tape-and-Reel
LP3996SDX-1833 4500 Units, Tape-and-Reel
2.5 3.3 LP3996SD-2533 NOPB L229B 1000 Units, Tape-and-Reel
LP3996SDX-2533 NOPB 4500 Units, Tape-and-Reel
LP3996SDX-2533 1000 Units, Tape-and-Reel
LP3996SD-2533 4500 Units, Tape-and-Reel
2.8 2.8 LP3996SD-2828 NOPB L171B 1000 Units, Tape-and-Reel
LP3996SDX-2828 NOPB 4500 Units, Tape-and-Reel
LP3996SD-2828 1000 Units, Tape-and-Reel
LP3996SDX-2828 4500 Units, Tape-and-Reel
3.0 3.0 LP3996SD-3030 NOPB L172B 1000 Units, Tape-and-Reel
LP3996SDX-3030 NOPB 4500 Units, Tape-and-Reel
LP3996SD-3030 1000 Units, Tape-and-Reel
LP3996SDX-3030 4500 Units, Tape-and-Reel
3.0 3.3 LP3996SD-3033 NOPB L170B 1000 Units, Tape-and-Reel
LP3996SDX-3033 NOPB 4500 Units, Tape-and-Reel
LP3996SD-3033 1000 Units, Tape-and-Reel
LP3996SDX-3033 4500 Units, Tape-and-Reel
3.3 0.8 LP3996SD-3308 NOPB L188B 1000 Units, Tape-and-Reel
LP3996SDX-3308 NOPB 4500 Units, Tape-and-Reel
LP3996SD-3308 1000 Units, Tape-and-Reel
LP3996SDX-3308 4500 Units, Tape-and-Reel
3.3 3.3 LP3996SD-3333 NOPB L173B 1000 Units, Tape-and-Reel
LP3996SDX-3333 NOPB 4500 Units, Tape-and-Reel
LP3996SD-3333 1000 Units, Tape-and-Reel
LP3996SDX-3333 4500 Units, Tape-and-Reel
www.national.com 4
LP3996
Absolute Maximum Ratings
(Notes 1, 2)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Input Voltage to GND -0.3V to 6.5V
VOUT1, VOUT2 EN1 and EN2
Voltage to GND
-0.3V to (VIN + 0.3V) with
6.5V (max)
POR to GND -0.3V to 6.5V
Junction Temperature (TJ-MAX)150°C
Lead/Pad Temp. (Note 3) 235°C
Storage Temperature -65°C to 150°C
Continuous Power Dissipation
Internally Limited(Note 4)
ESD Rating(Note 5)
Human Body Model 2.0kV
Machine Model 200V
Operating Ratings (Notes 1, 2)
Input Voltage 2.0V to 6.0V
EN1, EN2, POR Voltage 0 to (VIN + 0.3V) to
6.0V (max)
Junction Temperature -40°C to 125°C
Ambient Temperature TARange
(Note 6)
-40°C to 85°C
Thermal Properties (Note 1)
Junction To Ambient Thermal
Resistance(Note 7)
θJALLP-10 Package 55°C/W
Electrical Characteristics (Notes 2, 8)
Unless otherwise noted, VEN = 950mV, VIN = VOUT + 1.0V, or 2.0V, whichever is higher, where VOUT is the higher of VOUT1 and
VOUT2. CIN = 1 µF, IOUT = 1 mA, COUT1 = COUT2 = 1.0µF.
Typical values and limits appearing in normal type apply for TA = 25°C. Limits appearing in boldface type apply over the full junction
temperature range for operation, −40 to +125°C.
Symbol Parameter Conditions Typ Limit Units
Min Max
VIN Input Voltage (Note 9) 2 6 V
ΔVOUT Output Voltage Tolerance IOUT = 1mA 1.5V < VOUT 3.3V -2.5
-3.75
+2.5
+3.75 %
VOUT 1.5V -2.75
-4
+2.75
+4
Line Regulation Error VIN = (VOUT(NOM) + 1.0V) to 6.0V 0.03 0.3 %/V
Load Regulation Error IOUT = 1mA to 150mA
(LDO 1) 85 155
µV/mA
IOUT = 1mA to 300mA
(LDO 2) 26 85
VDO Dropout Voltage
(Note 10)
IOUT = 1mA to 150mA
(LDO 1) 110 220
mV
IOUT = 1mA to 300mA
(LDO 2) 210 550
IQQuiescent Current LDO 1 ON, LDO 2 ON
IOUT1= IOUT2 = 0mA 35 100
µA
LDO 1 ON, LDO 2 OFF
IOUT1 = 150mA 45 110
LDO 1 OFF, LDO 2 ON
IOUT2 = 300mA 45 110
LDO 1 ON, LDO 2 ON
IOUT1 = 150mA, IOUT2 = 300mA 70 170
VEN1 = VEN2 = 0.4V 0.5 10 nA
ISC Short Circuit Current Limit LDO 1 420 750 mA
LDO 2 550 840
IOUT Maximum Output Current LDO 1 150 mA
LDO 2 300
5 www.national.com
LP3996
Symbol Parameter Conditions Typ Limit Units
Min Max
PSRR Power Supply Rejection Ratio
(Note 11)
f = 1kHz, IOUT =
1mA to 150mA
CBYP = 10nF
LDO1 58
dB
LDO2 70
f = 20kHz, IOUT =
1mA to 150mA
CBYP = 10nF
LDO1 45
LDO2 60
enOutput noise Voltage (Note 11) BW = 10Hz to
100kHz
CBYP = 10nF
VOUT = 0.8V 36
µVRMS
VOUT = 3.3V 75
TSHUTDOWN Thermal Shutdown Temperature 160 °C
Hysteresis 20
Enable Control Characteristics
IEN Input Current at VEN1 or VEN2 VEN = 0.0V 0.005 0.1 µA
VEN = 6V 25
VIL Low Input Threshold at VEN1 or
VEN2
0.4 V
VIH High Input Threshold at VEN1 or
VEN2
0.95 V
POR Output Characteristics
VTH Low Threshold % 0f VOUT2 (NOM) Flag ON 88 %
High Threshold % 0f VOUT2 (NOM) Flag OFF 96
IPOR Leakage Current Flag OFF, VPOR = 6.5V 30 nA
VOL Flag Output Low Voltage ISINK = 250µA 20 mV
Timing Characteristics
TON Turn On Time (Note 11) To 95% Level
CBYP = 10nF 300 µs
Transient
Response
Line Transient Response |δVOUT|
(Note 11)
Trise = Tfall = 10µs
δVIN = 1VCBYP = 10nF 20
mV
(pk - pk)
Load Transient Response |δVOUT|
(Note 11)
Trise = Tfall = 1µs LDO 1
IOUT = 1mA to 150mA 175
LDO 2
IOUT = 1mA to 300mA 150
SET Input Characteristics
ISET SET Pin Current Source VSET = 0V 1.3 µA
VTH(SET) SET Pin Threshold Voltage POR = High 1.25 V
www.national.com 6
LP3996
Note 1: Absolute Maximum Ratings are limits beyond which damage can occur. Operating Ratings are conditions under which operation of the device is
guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical
Characteristics tables.
Note 2: All Voltages are with respect to the potential at the GND pin.
Note 3: For detailed soldering specifications and information, please refer to National Semiconductor Application Note AN-1187, Leadless Leadframe Package.
Note 4: Internal thermal shutdown circuitry protects the device from permanent damage.
Note 5: The human body model is 100pF discharged through a 1.5k resistor into each pin. The machine model is a 200pF capacitor discharged directly into
each pin.
Note 6: The maximum ambient temperature (TA(max)) is dependant on the maximum operating junction temperature (TJ(max-op) = 125°C), the maximum power
dissipation of the device in the application (PD(max)), and the junction to ambient thermal resistance of the part/package in the application (θJA), as given by the
following equation: TA(max) = TJ(max-op) - (θJA × PD(max)).
Note 7: Junction to ambient thermal resistance is dependant on the application and board layout. In applications where high maximum power dissipation is
possible, special care must be paid to thermal dissipation issues in board design.
Note 8: Min Max limits are guaranteed by design, test or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.
Note 9: VIN(MIN) = VOUT(NOM) + 0.5V, or 2.0V, whichever is higher.
Note 10: Dropout voltage is voltage difference between input and output at which the output voltage drops to 100mV below its nominal value. This parameter
only for output voltages above 2.0V
Note 11: This electrical specification is guaranteed by design.
Output Capacitor, Recommended Specifications
Symbol Parameter Conditions Nom Limit Units
Min Max
COUT Output Capacitance Capacitance
(Note 12)
1.0 0.7 µF
ESR 5 500 m
Note 12: The Capacitor tolerance should be 30% or better over temperature. The full operating conditions for the application should be considered when selecting
a suitable capacitor to ensure that the minimum value of capacitance is always met. Recommended capacitor is X7R. However, depending on the application,
X5R, Y5V and Z5U can also be used. (See capacitor section in Applications Hints).
Transient Test Conditions
20145808
FIGURE 1. PSRR Input Signal
7 www.national.com
LP3996
20145804
FIGURE 2. Line Transient Input Test Signal
20145805
FIGURE 3. Load Transient Input Signal
www.national.com 8
LP3996
Typical Performance Characteristics. Unless otherwise specified, CIN = 1.0µF Ceramic, COUT1 =
COUT2 = 1.0µF Ceramic, CBYP = 10nF, VIN = VOUT2(NOM) + 1.0V, TA = 25°C, VOUT1(NOM) = 3.3V, VOUT2(NOM) = 3.3V, Enable pins are
tied to VIN.
Output Voltage Change vs Temperature
20145810
Ground Current vs Load Current, LDO1
20145813
Ground Current vs Load Current, LDO2
20145814
Ground Current vs VIN. ILOAD = 1mA
20145815
Dropout Voltage vs ILOAD, LDO1
20145811
Dropout Voltage vs ILOAD, LDO2
20145812
9 www.national.com
LP3996
Short Circuit Current, LDO1
20145852
Short Circuit Current, LDO2
20145853
Power Supply Rejection Ratio, LDO1
20145855
Power Supply Rejection Ratio, LDO2
20145854
Enable Start-up Time, CBYP=0
20145860
Enable Start-up Time, CBYP=10nF
20145861
www.national.com 10
LP3996
Line Transient, CBYP=10nF
20145819
Line Transient, CBYP=0
20145820
Load Transient, LDO1
20145850
Load Transient, LDO2
20145851
Noise Density LDO1
20145856
Noise Density, LDO2
20145857
11 www.national.com
LP3996
Power-on-Reset Start-up Operation
20145816
Power-on-Reset Shutdown Operation
20145817
POR Delay Time
20145818
www.national.com 12
LP3996
Application Hints
OPERATION DESCRIPTION
The LP3996 is a low quiescent current, power management
IC, designed specifically for portable applications requiring
minimum board space and smallest components. The
LP3996 contains two independently selectable LDOs. The
first is capable of sourcing 150mA at outputs between 0.8V
and 3.3V. The second can source 300mA at an output voltage
of 0.8V to 3.3V. In addition, LDO2 contains power good flag
circuit, which monitors the output voltage and indicates when
it is within 8% of its nominal value. The flag will also act as a
power-on-reset signal and, by adding an external capacitor;
a delay may be programmed for the POR output.
INPUT CAPACITOR
An input capacitor is required for stability. It is recommended
that a 1.0µF capacitor be connected between the LP3996 in-
put pin and ground (this capacitance value may be increased
without limit).
This capacitor must be located a distance of not more than
1cm from the input pin and returned to a clean analogue
ground. Any good quality ceramic, tantalum, or film capacitor
may be used at the input.
Important: Tantalum capacitors can suffer catastrophic fail-
ures due to surge current when connected to a low-
impedance source of power (like a battery or a very large
capacitor). If a tantalum capacitor is used at the input, it must
be guaranteed by the manufacturer to have a surge current
rating sufficient for the application.
There are no requirements for the ESR (Equivalent Series
Resistance) on the input capacitor, but tolerance and tem-
perature coefficient must be considered when selecting the
capacitor to ensure the capacitance will remain approximately
1.0µF over the entire operating temperature range.
OUTPUT CAPACITOR
The LP3996 is designed specifically to work with very small
ceramic output capacitors. A 1.0µF ceramic capacitor (tem-
perature types Z5U, Y5V or X7R) with ESR between 5m to
500m, is suitable in the LP3996 application circuit.
For this device the output capacitor should be connected be-
tween the VOUT pin and ground.
It is also possible to use tantalum or film capacitors at the
device output, COUT (or VOUT), but these are not as attractive
for reasons of size and cost (see the section Capacitor Char-
acteristics).
The output capacitor must meet the requirement for the min-
imum value of capacitance and also have an ESR value that
is within the range 5m to 500m for stability.
NO-LOAD STABILITY
The LP3996 will remain stable and in regulation with no ex-
ternal load. This is an important consideration in some cir-
cuits, for example CMOS RAM keep-alive applications.
CAPACITOR CHARACTERISTICS
The LP3996 is designed to work with ceramic capacitors on
the output to take advantage of the benefits they offer. For
capacitance values in the range of 0.47µF to 4.7µF, ceramic
capacitors are the smallest, least expensive and have the
lowest ESR values, thus making them best for eliminating
high frequency noise. The ESR of a typical 1.0µF ceramic
capacitor is in the range of 20m to 40m, which easily
meets the ESR requirement for stability for the LP3996.
For both input and output capacitors, careful interpretation of
the capacitor specification is required to ensure correct device
operation. The capacitor value can change greatly, depend-
ing on the operating conditions and capacitor type.
In particular, the output capacitor selection should take ac-
count of all the capacitor parameters, to ensure that the
specification is met within the application. The capacitance
can vary with DC bias conditions as well as temperature and
frequency of operation. Capacitor values will also show some
decrease over time due to aging. The capacitor parameters
are also dependant on the particular case size, with smaller
sizes giving poorer performance figures in general. As an ex-
ample, Figure 4 shows a typical graph comparing different
capacitor case sizes in a Capacitance vs. DC Bias plot. As
shown in the graph, increasing the DC Bias condition can re-
sult in the capacitance value falling below the minimum value
given in the recommended capacitor specifications table
(0.7µF in this case). Note that the graph shows the capaci-
tance out of spec for the 0402 case size capacitor at higher
bias voltages. It is therefore recommended that the capacitor
manufacturers’ specifications for the nominal value capacitor
are consulted for all conditions, as some capacitor sizes (e.g.
0402) may not be suitable in the actual application.
20145840
FIGURE 4. Graph Showing a Typical Variation in
Capacitance vs DC Bias
The ceramic capacitor’s capacitance can vary with tempera-
ture. The capacitor type X7R, which operates over a temper-
ature range of -55°C to +125°C, will only vary the capacitance
to within ±15%. The capacitor type X5R has a similar toler-
ance over a reduced temperature range of -55°C to +85°C.
Many large value ceramic capacitors, larger than 1µF are
manufactured with Z5U or Y5V temperature characteristics.
Their capacitance can drop by more than 50% as the tem-
perature varies from 25°C to 85°C. Therefore X7R is recom-
mended over Z5U and Y5V in applications where the ambient
temperature will change significantly above or below 25°C.
Tantalum capacitors are less desirable than ceramic for use
as output capacitors because they are more expensive when
comparing equivalent capacitance and voltage ratings in the
0.47µF to 4.7µF range.
Another important consideration is that tantalum capacitors
have higher ESR values than equivalent size ceramics. This
means that while it may be possible to find a tantalum capac-
itor with an ESR value within the stable range, it would have
to be larger in capacitance (which means bigger and more
13 www.national.com
LP3996
costly) than a ceramic capacitor with the same ESR value. It
should also be noted that the ESR of a typical tantalum will
increase about 2:1 as the temperature goes from 25°C down
to -40°C, so some guard band must be allowed.
ENABLE CONTROL
The LP3996 features active high enable pins for each regu-
lator, EN1 and EN2, which turns the corresponding LDO off
when pulled low. The device outputs are enabled when the
enable lines are set to high. When not enabled the regulator
output is off and the device typically consumes 2nA.
If the application does not require the Enable switching fea-
ture, one or both enable pins should be tied to VIN to keep the
regulator output permanently on.
To ensure proper operation, the signal source used to drive
the enable inputs must be able to swing above and below the
specified turn-on / off voltage thresholds listed in the Electrical
Characteristics section under VIL and VIH.
POWER-ON-RESET
The POR pin is an open-drain output which will be set to Low
whenever the output of LDO2 falls out of regulation to ap-
proximately 90% of its nominal value. An external pull-up
resistor, connected to VOUT or VIN, is required on this pin.
During start-up, or whenever a fault condition is removed, the
POR flag will return to the High state after the output reaches
approximately 96% of its nominal value. By connecting a ca-
pacitor from the SET pin to GND, a delay to the rising condi-
tion of the POR flag may be introduced. The delayed signal
may then be used as a Power-on -Reset for a microprocessor
within the user's application.
The duration of the delay is determined by the time to charge
the delay capacitor to a threshold voltage of 1.25V at 1.2µA
from the SET pin as in the formula below.
20145841
A 0.1µF capacitor will introduce a delay of approximately
100ms.
BYPASS CAPACITOR
The internal voltage reference circuit of the LP3996 is con-
nected to the CBYP pin via a high value internal resistor. An
external capacitor, connected to this pin, forms a low-pass
filter which reduces the noise level on both outputs of the de-
vice. There is also some improvement in PSSR and line
transient performance. Internal circuitry ensures rapid charg-
ing of the CBYP capacitor during start-up. A 10nF, high quality
ceramic capacitor with either NPO or COG dielectric is rec-
ommended due to their low leakage characteristics and low
noise performance.
SAFE AREA OF OPERATION
Due consideration should be given to operating conditions to
avoid excessive thermal dissipation of the LP3996 or trigger-
ing its thermal shutdown circuit. When both outputs are en-
abled, the total power dissipation will be PD(LDO1) + PD(LDO2)
Where PD = (VIN - VOUT) x IOUT for each LDO.
In general, device options which have a large difference in
output voltage will dissipate more power when both outputs
are enabled, due to the input voltage required for the higher
output voltage LDO. In such cases, especially at elevated
ambient temperature, it may not be possible to operate both
outputs at maximum current at the same time.
www.national.com 14
LP3996
15 www.national.com
LP3996
Physical Dimensions inches (millimeters) unless otherwise noted
LLP, 10 Lead, Package
NS Package Number SDA10A
www.national.com 16
LP3996
17 www.national.com
LP3996
Notes
LP3996 Dual Linear Regulator with 300mA and 150mA Outputs and Power-On-Reset
For more National Semiconductor product information and proven design tools, visit the following Web sites at:
Products Design Support
Amplifiers www.national.com/amplifiers WEBENCH www.national.com/webench
Audio www.national.com/audio Analog University www.national.com/AU
Clock Conditioners www.national.com/timing App Notes www.national.com/appnotes
Data Converters www.national.com/adc Distributors www.national.com/contacts
Displays www.national.com/displays Green Compliance www.national.com/quality/green
Ethernet www.national.com/ethernet Packaging www.national.com/packaging
Interface www.national.com/interface Quality and Reliability www.national.com/quality
LVDS www.national.com/lvds Reference Designs www.national.com/refdesigns
Power Management www.national.com/power Feedback www.national.com/feedback
Switching Regulators www.national.com/switchers
LDOs www.national.com/ldo
LED Lighting www.national.com/led
PowerWise www.national.com/powerwise
Serial Digital Interface (SDI) www.national.com/sdi
Temperature Sensors www.national.com/tempsensors
Wireless (PLL/VCO) www.national.com/wireless
THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION
(“NATIONAL”) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY
OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO
SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS,
IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS
DOCUMENT.
TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT
NATIONAL’S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL
PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR
APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND
APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE
NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.
EXCEPT AS PROVIDED IN NATIONAL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO
LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE
AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR
PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY
RIGHT.
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR
SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL
COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and
whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected
to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform
can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.
National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other
brand or product names may be trademarks or registered trademarks of their respective holders.
Copyright© 2008 National Semiconductor Corporation
For the most current product information visit us at www.national.com
National Semiconductor
Americas Technical
Support Center
Email:
new.feedback@nsc.com
Tel: 1-800-272-9959
National Semiconductor Europe
Technical Support Center
Email: europe.support@nsc.com
German Tel: +49 (0) 180 5010 771
English Tel: +44 (0) 870 850 4288
National Semiconductor Asia
Pacific Technical Support Center
Email: ap.support@nsc.com
National Semiconductor Japan
Technical Support Center
Email: jpn.feedback@nsc.com
www.national.com
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TIs terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TIs standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic."Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products Applications
Audio www.ti.com/audio Communications and Telecom www.ti.com/communications
Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers
Data Converters dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps
DLP®Products www.dlp.com Energy and Lighting www.ti.com/energy
DSP dsp.ti.com Industrial www.ti.com/industrial
Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical
Interface interface.ti.com Security www.ti.com/security
Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Mobile Processors www.ti.com/omap
Wireless Connectivity www.ti.com/wirelessconnectivity
TI E2E Community Home Page e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright ©2011, Texas Instruments Incorporated