AD8436 Data Sheet
Rev. A | Page 14 of 20
Using the FET Input Buffer
The on-chip FET input buffer is an uncommitted FET input
op amp used for driving the 8 kΩ I-to-V input resistor of the
rms core. Pin IBUFOUT, Pin IBUFIN−, and Pin IBUFIN+ are
the I/O, Pin IBUFINGN is an optional connection for gain in
the input buffer, and Pin IBUFV+ connects power to the
buffer. Connecting Pin IBUFV+ to the positive rail is the
only power connection required because the negative rail is
internally connected. Because the input stage is a FET and
the input impedance must be very high to prevent loading
of the source, a large value (10 MΩ) resistor is connected from
midsupply at Pin IGND to Pin IBUFIN+ to prevent the input
gate from floating high.
For unity gain, connect the IBUFOUT pin to the IBUFIN− pin.
For a gain of 2×, connect the IBUFGN pin to ground. See Figure 9
and Figure 10 for large and small signal responses at the two
built-in gain options.
The offset voltage of the input buffer is ≤500 μ V, depending on
grade. A capacitor connected between the buffer output pin
(IBUFOUT) and the RMS pin is recommended so that the
input buffer offset voltage does not contribute to the overall
error. Select the capacitor value for least minimum error at the
lowest operating frequency. Figure 33 is a schematic showing
internal components and pin connections.
IBUFOUT
IBUFIN+
IBUFIN–
–
+
IBUFGN
10kΩ
10kΩ
10pF
6
5
4
3
2RMS
10µF
0.47µF
10MΩ
11 IGND
16
IBUFV+
10033-033
Figure 33. Connecting the FET Input Buffer
Capacitor coupling at the input and output of the FET buffer is
recommended to avoid transferring the buffer offset voltage to
the output. Although the FET input impedance is extremely high,
the 10 MΩ centering resistor connected to IGND must be taken
into account when selecting an input capacitor value. This is simply
an impedance calculation using the lowest desired frequency,
and finding a capacitor value based on the least attenuation desired.
Because the 10 kΩ resistors are closely matched and trimmed to
a high tolerance, the input buffer gain can be increased to several
hundred with an external resistor connected to Pin IBUFIN−.
The bandwidth diminishes at the typical rate of a decade per 20 dB
of gain, and the output voltage range is constrained. The small
signal response, as shown in Figure 9, serves as a guide. As an
example, suppose one wanted to detect small input signals at
power line frequencies? An external 10 Ω resistor connected from
IBUFIN− to ground sets the gain to 101 and the 3 dB bandwidth to
~30 kHz, which is more than adequate for amplifying power line
frequencies.
Using the Output Buffer
The AD8436 output buffer is a precision op amp optimized for
high dc accuracy. Figure 34 shows a block diagram of the basic
amplifier and I/O pins. The amplifier is often configured as a unity
gain follower but is easily configured for gain, as a Sallen-Key low-
pass filter (in conjunction with the built-in 16 kΩ I-to-V resistor).
Note that an additional 16 kΩ on-chip precision resistor in series
with the inverting input of the amplifier balances output offset
voltages resulting from the bias current from the noninverting
amplifier. The output buffer is disconnected from Pin OUT for
precision core measurements.
As with the input FET buffer, the amplifier positive supply is
disconnected when not needed. In normal circumstances, the
buffers are connected to the same supply as the core. Figure 35
shows the signal connections to the output buffer. Note that
the input offset voltage contribution by the bias currents are
balanced by equal value series resistors, resulting in near zero
offset voltage.
OBUFOUT
OBUFIN+
OBUFIN– 16kΩ
OUTPUT BUFFER
–
+
10033-034
Figure 34. Output Buffer Block Diagram
OUT
16kΩ
16kΩ
OGND
OBUFOUT
OBUFIN+
OBUFIN– –
+
CORE
IBIAS
9
8
IBIAS
14
13
12
10033-035
Figure 35. Basic Output Buffer Connections
For applications requiring ripple suppression in addition to the
single-pole output filter described previously, the output buffer
is configurable as a two-pole Sallen-Key filter using two external
resistors and two capacitors. At just over 100 kHz, the amplifier
has enough bandwidth to function as an active filter for low
frequencies such as power line ripple. For a modest savings in
cost and complexity, the external 16 kΩ feedback resistor can be
omitted, resulting in slightly higher VOS (80 μV).