Order this document by MC1494/D The MC1494 is designed for use where the output voltage is a linear product of two input voltages. Typical applications include: multiply, divide, square root, mean square, phase detector, frequency doubler, balanced modulator/ demodulator, electronic gain control. The MC1494 is a variable transconductance multiplier with internal level-shift circuitry and voltage regulator. Scale factor, input offsets and output offset are completely adjustable with the use of four external potentiometers. Two complementary regulated voltages are provided to simplify offset adjustment and improve power supply rejection. * Operates with 15 V Supplies SEMICONDUCTOR TECHNICAL DATA Excellent Linearity: Maximum Error (X or Y) 1.0 % Wide Input Voltage Range: 10 V Adjustable Scale Factor, K (0.1 nominal) Single-Ended Output Referenced to Ground Simplified Offset Adjust Circuitry Frequency Response (3.0 dB Small-Signal): 1.0 MHz Power Supply Sensitivity: 30 mV/V typical 16 1 P SUFFIX PLASTIC PACKAGE CASE 648C ORDERING INFORMATION Figure 1. Multiplier Transfer Characteristic 6.0 Tested Operating Temperature Range Package MC1494P TA = 0 to + 70C Plastic DIP Figure 2. Linearity Error versus Temperature + X Y E RX or E RY, LINEARITY ERROR (%) 8.0 Device 1.00 10 VO , OUTPUT VOLTAGE (V) * * * * * * * LINEAR FOUR-QUADRANT MULTIPLIER INTEGRATED CIRCUIT KXY 4.0 1 10 k= 2.0 0 - 2.0 - 4.0 - 6.0 - 8.0 -10 -10 - 8.0 - 6.0 - 4.0 - 2.0 0 2.0 4.0 VX, INPUT VOLTAGE (V) 6.0 8.0 10 0.75 0.50 0.25 0 - 50 - 25 0 25 Motorola, Inc. 1996 MOTOROLA ANALOG IC DEVICE DATA 50 75 100 125 TA, AMBIENT TEMPERATURE (C) Rev 0 1 MC1494 MAXIMUM RATINGS (TA = + 25C, unless otherwise noted.) Rating Symbol Value Unit Power Supply Voltages V 18 Vdc Differential Input Signal V9-V6 V10-V13 |6 + I1RY|<30 |6 + I1RX|<30 Vdc VCMY VCMX 11.5 11.5 PD 1/JA TA 1.25 20 W mW/C 0 to +70 C Tstg - 65 to +150 C Common Mode Input Voltage VCMY = V9 = V6 VCMX = V10 = V13 Power Dissipation (Package Limitation) TA = + 25C Derate above TA = + 25C Operating Temperature Range Storage Temperature Range Vdc ELECTRICAL CHARACTERISTICS (V = 15 V, TA = + 25C, R1 = 16 k, RX = 30 k, RY = 62 k, RL = 47 k, unless otherwise noted.) Characteristics Linearity Output error in percent of full scale -10 V 0 the transfer function through the multiplier is noninverting. Its output is fed to the inverting input of the op amp Thus, operation is in the negative feedback mode and the circuit is DC stable. Figure 22. Basic Divide Circuit Using Multiplier VX + KVX VY + MC1494 - VZ + + VY VZ = -KVXVY or -VZ VO = KVX - VO + Should VX change polarity, the transfer function through the multiplier becomes inverting, the amplifier has positive feedback and latch-up results. The problem resulting from VX being near zero is a result of the transfer through the multiplier being near zero. The op amp is then operating with a very high closed-loop gain and error voltages can thus become effective in causing latch-up. The other mode of latch-up results from the output voltage of the op amp exceeding the rated common mode input voltage of the multiplier. The input stage of the multiplier becomes saturated, phase reversal results, and the circuit is latched up. The circuit of Figure 23 protects against this happening by clamping the output swing of the op amp to approximately 10.7 V. Five percent tolerance, 10 V zeners are used to assure adequate output swing but still limit the output voltage of the op amp from exceeding the common mode input range of the MC1494. Setting up the divide circuit for reasonably accurate operation is somewhat different from the procedure for the multiplier itself. One approach, however, is to break the feedback loop, null out the multiplier circuit, and then close the loop. MOTOROLA ANALOG IC DEVICE DATA MC1494 Figure 23. Practical Divide Circuit RL 30 k 11 9 50 k 62 k 12 7 10 pF 8 14 + 10 pF 2 16 k MC1494 6 3 VO 1N5240A (10 V) or Equivalent 4 + 7 10 VX 10 pF 3 - MC1741CP1 1 510 VZ 22 k + 5 6 15 13 4 P1 20 k VO = 2 -10 VZ VX 510 P3 50 k P2 20 k +15 V -15 V 0 < VX < +10 V -10 V VZ +10 V -15 V +15 V A simpler approach, since it does not involve breaking the loop (thus making it more practical on a production basis), is: 1. Set VZ = 0 V and adjust the output offset potentiometer (P3) until the output voltage (VO) remains at some (not necessarily zero) constant value as VX is varied between +1.0 V and +10 V. 2. Maintain VZ at 0 V, set VX at +10 V and adjust the Y input offset potentiometer (P1) until VO = 0 V. 3. With VX = VZ, adjust the X input offset potentiometer (P2) until the output voltage remains at some (not necessarily -10 V) constant value as VZ = VX is varied between +1.0 V and +10 V. 4. Maintain VX = VZ and adjust the scale factor potentiometer (RL) until the average value of VO is -10 V as VZ = VX is varied between +1.0 V and +10 V. 5. Repeat steps 1 through 4 as necessary to achieve optimum performance. Users of the divide circuit should be aware that the accuracy to be expected decreases in direct proportion to the denominator voltage. As a result, if VX is set to 10 V and 0.5% accuracy is available, then 5% accuracy can be expected when VX is only 1.0 V. In accordance with an earlier statement, VX may have only one polarity (positive) while VZ may be either polarity. Figure 24. Basic Square Root Circuit KVO2 X MC1494 + + KVO2 = -VZ or VO = |VZ| K VZ 0 V - VZ + - + VO Square Root A special case of the divide circuit in which the two inputs to the multiplier are connected together results in the square root function as indicated in Figure 24. This circuit too may MOTOROLA ANALOG IC DEVICE DATA suffer from latch-up problems similar to those of the divide circuit. Note that only one polarity of input is allowed and diode clamping (see Figure 25) protects against accidental latch-up. This circuit too, may be adjusted in the closed-loop mode: 1. Set VZ = -0.01 Vdc and adjust P3 (output offset) for VO = 0.316 Vdc. 2. Set VZ to -0.9 Vdc and adjust P2 ("X" adjust) for VO = +3.0 Vdc. 3. Set VZ to -10 Vdc and adjust P4 (gain adjust) for VO = +10 Vdc. 4. Steps 1 through 3 may be repeated as necessary to achieve desired accuracy. NOTE: Operation near 0 V input may prove very inaccurate, hence, it may not be possible to adjust VO to zero but rather only to within 100 mV to 400 mV of zero. AC APPLICATIONS Wideband Amplifier with Linear AGC If one input to the MC1494 is a DC voltage and a signal voltage is applied to the other input, the amplitude of the output signal can be controlled in a linear fashion by varying the DC voltage. Hence, the multiplier can function as a DC coupled, wideband amplifier with linear AGC control. In addition to the advantage of linear AGC control, the multiplier has three other distinct advantages over most other types of AGC systems. First, the AGC dynamic range is theoretically infinite. This stems from the basic fact that with 0 Vdc applied to the AGC, the output will be zero regardless of the input. In practice, the dynamic range is limited by the ability to adjust the input offset adjust potentiometers. By using cermet multi-turn potentiometers, a dynamic range of 80 dB can be obtained. The second advantage of the multiplier is that variation of the AGC voltage has no effect on the signal handling capability of the signal port, nor does it alter the input impedance of the signal port. This feature is particularly important in AGC systems which are phase sensitive. A third advantage of the multiplier is that the output voltage swing capability and output impedance are unchanged with variations in AGC voltage. 11 MC1494 Figure 25. Square Root Circuit RL 30 k 50 k 62 k P4 11 9 12 7 14 10 pF 2 1 510 10pF 8 + 16 k MC1494 6 VZ 22 k - 6 MC1741C 3 + 4 1N962B (1N5241B) (11V) or VO Equivalent 7 10 + 3 5 15 13 4 VO = 10 |VZ| 2 51 k P3 20 k +15 V -15 V P2 20 k -10 V < VZ < 0 V -15 V +15 V The circuit of Figure 26 demonstrates the linear AGC amplifier. The amplifier can handle 1.0 Vrms and exhibits a gain of approximately 20 dB. It is AGC'd through a 60 dB dynamic range with the application of an AGC voltage from 0 Vdc to 1.0 Vdc. The bandwidth of the amplifier is determined by the load resistor and output stray capacitance. For this reason, an emitter-follower buffer has been added to extend the bandwidth in excess of 1.0 MHz. Figure 26. Wideband Amplifier with Linear AGC -15 V +15 V 3.0 k 11 ein 9 12 6.2 k 0.1 F 7 8 0.1 F 5 15 2N3946 (2N3904) or Equivalent + R 14 MC1494 10 + 51 k VAGC 1 16 k 3 6 13 4 2 51 k eo 3.0 k -15 V 20 k P2 20 k P1 Balanced Modulator When two-time variant signals are used as inputs, the resulting output is suppressed-carrier double-sideband modulation. In terms of sinusoidal inputs, this can be seen in the following equation: 12 VO = K(e1 cosmt) (e2 cosct) where m is the modulation frequency and c is the carrier frequency. This equation can be expanded to show the suppressed carrier or balanced modulation: VO = Ke1e2 [cos( + ) t + cos( )t] c m c m 2 Unlike many modulation schemes, which are nonlinear in nature, the modulation which takes place when using the MC1494 is linear. This means that for two sinusoidal inputs, the output will contain only two frequencies, the sum and difference, as seen in the above equation. There will be no spectrum centered about the second harmonic of the carrier, or any multiple of the carrier. For this reason, the filter requirements of a modulation system are reduced to the minimum. Figure 27 shows the MC1494 configuration to perform this function. Notice that the resistor values for RX, RY and RL have been modified. This has been done primarily to increase the bandwidth by lowering the output impedance of the MC1494 and then lowering RX and RY to achieve a gain of 1. The ec can be as large as 1.0 V peak and em as high as 2.0 V peak. No output offset adjust is employed since we are interested only in the AC output components. The input reisstors (R) are used to supply bias current to the multiplier inputs as well as provide matching input impedance. The output frequency range of this configuration is determined by the 4.7 k output impedance and capacitive loading. Assuming a 6.0 pF load, the small-signal bandwidth is 5.5 MHz. The circuit of Figure 27 will provide at typical carrier rejection of 70 dB from 10 kHz to 1.5 MHz. MOTOROLA ANALOG IC DEVICE DATA MC1494 Figure 27. Balanced Modulator -15 V +15 V 0.1 F 3.0 k 11 em 9 12 0.1 F 6.2 k 7 8 15 5 + R 14 MC1494 ec 10 eo = Kecem K=1 RL 4.7 k + R 1 16 k ec = 1 Vpk em = 2 Vpk 3 6 13 4 51 k 20 k P2 20 k 2 eo = em ec P1 The adjustment procedure for this circuit is quite simple. 1. Place the carrier signal at Pin 10. With no signal applied to Pin 9, adjust potentiometer P1 such that an AC null is obtained at the output. 2. Place a modulation signal at Pin 9. With no signal applied to Pin 10, adjust potentiometer P2 such that an AC null is obtained at the output. Again, the ability to make careful adjustment of these offsets will be a function of the type of potentiometers used for P1 and P2. Multiple turn cermet type potentiometers are recommended. Frequency Doubler If for Figure 27 both inputs are identical: em = ec = E cost then the output is given by, eo = emec = E2 cos2 t which reduces to, E2 (1 + cos2t) eo = 2 This equation states that the output will consist of a DC term equal to one half the peak voltage squared and the second harmonic of the input frequency. Thus, the circuit acts as a frequency doubler. Two facts about this circuit are worthy of note. First, the second harmonic of the input frequency is the only frequency appearing at the output. The fundamental does not appear. Second, if the input is MOTOROLA ANALOG IC DEVICE DATA sinusoidal, the output will be sinusoidal and requires no filtering. The circuit of Figure 27 can be used as a frequency doubler with input frequencies in excess of 2.0 MHz. Amplitude Modulator The circuit of Figure 27 is also easily used as an amplitude modulator. This is accomplished by simply varying the input offset adjust potentiometer (P1) associated with the mudulation input. This procedure places a DC offset on the modulation input of the multiplier such that the carrier still passes through the multiplier when the modulating signal is zero. The result is amplitude modulation. This is easily seen by examining the basic mathematical expression for amplitude modulation given below. For the case under discussion, with K = 1, eo = (E + Em cosmt) (Ec cosct) where E is the DC input offset adjust voltage. This expression can be written as: eo = Eo [1 + M cosct] cosct where, Eo = EEc Em = modulation index. and, M = E This is the standard equation for amplitude modulation. From this, it is easy to see that 100% modulation can be achieved by adjusting the input offset adjust voltage to be exactly equal to the peak value of the modulation (Em). This is done by observing the output waveform and adjusting the input offset potentiometer (P1) until the output exhibits the familiar amplitude modulation waveform. Phase Detector If the circuit of Figure 27 has as its inputs two signals of identical frequency, but having a relative phase shift, the output will be a DC signal which is directly proportional to the cosine of phase difference as well as the double frequency term. ec= Ec cosct em= Em cos(ct + ) eo= ecem = EcEm cosct cos(ct + ) or, eo = Ec Em [cos + cos(2ct + )] 2 The addition of a simple low pass filter to the output (which eliminates the second cosine term) and return of RL to an offset adjustment potentiometer will result in a DC output voltage which is proportional to the cosine of the phase difference. Hence, the circuit functions as a synchronous detector. 13 MC1494 DEFINITION OF SPECIFICATIONS Because of the unique nature of a multiplier, i.e., two inputs and one output, operating specifications are difficult to define and interpret. Indeed the same specification may be defined in several completely different ways depending upon which manufacturer is doing the defining. In order to clear up some of the mystery, the following definitions and examples are presented. Multiplier Transfer Function - The output of the multiplier may be expressed by the following equation: VO = K[Vx Viox - Vx(off)] [Vy Vioy -Vy(off)] VOO (1) where, K = scale factor Vx = "x" input voltage Vy = "y" input voltage Viox = "x" input offset voltage Vioy = "y" input offset voltage Vx(off) = "x" input offset adjust voltage Vy(off) = "y" input offset adjust voltage VOO = output offset voltage The voltage transfer characteristic below indicates x, y and output offset voltages. Figure 28. Offset Voltages VO VO Output Offset Vy Vx x Offset Output Offset y Offset (Vy = + 10V) (Vx = + 10V) Linearity - Linearity is defined to be the maximum deviation of output voltage from a straight line transfer function. It is expressed as a percentage of full-scale output and is measured for Vx and Vy separately, either using an X-Y plotter (and checking the deviation from a straight line) or by using the method shown in Figure 3. The latter method nulls the output signal with the input signal, resulting in distortion components proportional to the linearity. Example: 0.35% linearity means VO = Vx Vy 10 (0.0035)(10 V) Input Offset Voltage - The input offset voltage is defined from Equation (1). It is measured for Vx and Vy separately and is defined to be that DC input offset adjust voltage (x or y) that will result in minimum AC output when AC (5.0 Vpp, 1.0 kHz) is applied to the other input (y or x, respectively). From Equation (1) we have: VO(AC) = K [0 Viox -Vx(off)] [sint] 14 adjust Vx(off) so that [ Viox -Vx(off)] = 0. Output Offset Current and Voltage - Output offset current (IOO) is the DC current flowing in the output lead when Vx = Vy = 0 and X and Y offset voltages are adjusted to zero. Output offset voltage (VOO) is: VOO = IOO RL where RL is the load resistance. NOTE: Output offset voltage is defined by many manufacturers with all inputs at zero but without adjusting X and Y offset voltages to zero. Thus, it includes input offset terms, an output offset term and a scale factor term. Scale Factor - Scale factor is the K term in Equation (1). It determines the gain of the multiplier and is expressed approximately by the following equation. K= 2RL kT , where Rx and Ry >> ql1 RxRyl1 and l1 is the current out of Pin 1. Total DC Accuracy - The total DC accuracy of a multiplier is defined as error in multiplier output with DC ( 10 Vdc) applied to both inputs. It is expressed as a percent of full scale. Accuracy is not specified for the MC1494 because error terms can be nulled by the user. Temperature Stability (Drift) - Each term defined above will have a finite drift with temperature. The temperature specifications are obtained by readjusting the multiplier offsets and scale factor at each new temperature (see previous definitions and the adjustment procedure) and noting the change. Assume inputs are grounded and initial offset voltages have been adjusted to zero. Then output voltage drift is given by: VO = [KK (TCK) (T)] [(TCViox) (T)] [(TCVioy) (T)] (TCVOO) (T) Total DC Accuracy Drift - This is the temperature drift in output voltage with 10 V applied to each input. The output is adjusted to 10 V at TA = + 25C. Assuming initial offset voltages have been adjusted to zero at TA = +25C, then: VO = [ KK (TCK) (T)] [10 (TCViox) (T)] [10 (TCVioy) (T)] (TCVOO) (T) Power Supply Rejection - Variation in power supply voltages will cause undesired variation of the output voltage. It is measured by superimposing a 1.0 V, 100 Hz signal on each supply (15 V) with each input grounded. The resulting change in the output is expressed in mV/V. Output Voltage Swing - Output voltage swing capability is the maximum output voltage swing (without clipping) into a resistive load. (Note, output offset is adjusted to zero). If an op amp is used, the multiplier output becomes a virtual ground - the swing is then determined by the scale factor and the op amp selected. MOTOROLA ANALOG IC DEVICE DATA MC1494 OUTLINE DIMENSIONS P SUFFIX PLASTIC PACKAGE CASE 648C-03 ISSUE C NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. INTERNAL LEAD CONNECTION BETWEEN 4 AND 5, 12 AND 13. -A- 16 9 1 8 -B- L NOTE 5 C -T- M N SEATING PLANE F K E J G D 16 PL 0.13 (0.005) 16 PL 0.13 (0.005) M T A M T B DIM A B C D E F G J K L M N INCHES MIN MAX 0.740 0.840 0.240 0.260 0.145 0.185 0.015 0.021 0.050 BSC 0.040 0.70 0.100 BSC 0.008 0.015 0.115 0.135 0.300 BSC 0_ 10_ 0.015 0.040 MILLIMETERS MIN MAX 18.80 21.34 6.10 6.60 3.69 4.69 0.38 0.53 1.27 BSC 1.02 1.78 2.54 BSC 0.20 0.38 2.92 3.43 7.62 BSC 0_ 10_ 0.39 1.01 S S MOTOROLA ANALOG IC DEVICE DATA 15 MC1494 Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. How to reach us: USA / EUROPE / Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454 JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315 MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298 16 *MC1494/D* MOTOROLA ANALOG IC DEVICE DATA MC1494/D