© 2003 Fairchild Semiconductor Corporation DS500492 www.fairchildsemi.com
May 2001
Revised January 2003
NC7NZ14 TinyLogic
UHS Inverter with Schmitt Trigger Input
NC7NZ14
TinyLogic UHS Inverter with Schmitt Trigger Input
General Description
The NC7NZ14 is a triple Inverter with Schmit t Trigger input
from Fairchild’s Ultra High Speed Series of TinyLogic.
The dev ice is fabri cated with advan ced CMOS techno logy
to achieve ultra high speed with high output drive while
maintaining low static power dissipation over a very broad
VCC operating range. The device is specified to operate
over the 1.65V to 5.5V VCC range. The input and output are
high impedance when VCC is 0V. Inputs tolerate voltages
up to 7V independent of VCC operating voltage.
Features
■Space saving US8 surface mount package
■MicroPak leadless package
■Ultra High Speed; tPD 3.7 ns Typ into 50 pF at 5V VCC
■High Output Drive; ±24 mA at 3V VCC
■Broad VCC Operating Range; 1.65V to 5.5V
■Power down high impedance inputs/output
■Overvoltage Tolerant inputs facilitate 5V to 3V
translation
■Patented noise/EMI reduction circuitry implemented
Ordering Code:
TinyLogic and MicroPa k are trademark s of F airchild Sem iconductor Co rporation.
Product Package Description Supplied AsOrder Package Code
Numbe r Numbe r Top Mark
NC7NZ14K8X MAB08A 7NZ14 8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide 3k Units on Tape and Reel
NC7NZ14L8X
(Preliminary) MAC08A P6 8-Lead MicroPak, 1.6 mm Wide 5k Units on Tape and Reel
www.fairchildsemi.com 2
NC7NZ14
Logic Symbol
IEEE/IEC
Pin Descriptions
Function Table
H = HIGH Logi c Level
L = LOW Logic Lev el
Connection Diagrams
(Top View)
AAA represen t s P roduct Code Top Ma rk - s ee orderin g c ode.
Note: Or ient ation of Top Mark determin es Pin O ne lo cation. Read the Top
Product Code Mark left to right, Pin One is the lower left pin (see diagram).
Pad Assignment for MicroPak
(Top Thru View)
Pin Names Description
A Input
YOutput
Y = A
Input Output
AY
LH
HL
3 www.fairchildsemi.com
NC7NZ14
Absolute Maximum Ratings(Note 1) Recommended Operating
Conditions (Note 2)
Note 1: Abs olut e maxi mum ratin gs ar e DC value s beyond whi ch t he devi ce
may b e dam aged or h ave its usef ul li fe i mpa ired . Th e data she et sp ecif ica-
tion should be met, without exception, to ensure that the system design is
reliable over its power supply, temperature, and output/input loading vari-
ables. Fairchild does not recommend operation outside datasheet specifi-
cations.
Note 2: Unused inputs must be held HIGH or LOW. They may not float.
DC Electrical Characteristics
Supply Voltage (VCC)−0.5V to +7V
DC Input Voltage (VIN)−0.5V to +7V
DC Output Voltage (VOUT)−0.5V to +7V
DC Input Diode Current (IIK)
@VIN < −0.5V −50 mA
@VIN > 6V +20 mA
DC Output Diode Current (IOK)
@VOUT < −0.5V −50 mA
@VOUT > 6V, VCC = GND +20 mA
DC Output Current (IOUT)±50 mA
DC VCC/GND Current (ICC/IGND)±50 mA
Storage Temperature (TSTG)−65°C to +150°C
Junction Temperature under Bias (TJ) 150°C
Junction Lead Temper atu re (T1);
(Soldering, 10 seconds) 260°C
Power Dissipation (PD) @ +85°C 250 mW
Supply Voltage Operating (VCC) 1.65V to 5.5V
Supply Voltage Data Retention (VCC) 1.5V to 5.5V
Input Voltage (VIN) 0V to 5.5V
Output Voltage (VOUT)0V to V
CC
Operating Temperature (TA)−40°C to +85°C
Thermal Resistance (θJA)250°C/W
Symbol Parameter VCC TA = +25°CT
A = −40°C to +85°CUnit Conditions
(V) Min Typ Max Min Max
VPPositive Threshold 1.65 0.7 1.1 1.5 0.7 1.5
Voltage 2.3 1.0 1.4 1.8 1.0 1.8
3.0 1.3 1.75 2.2 1.3 2.2 V
4.5 1.9 2.45 3.1 1.9 3.1
5.5 2.2 2.9 3.6 2.2 3.6
VNNegative Threshold 1.65 0.25 0.55 0.9 0.25 0.9
V
Voltage 2.3 0.40 0.75 1.15 0.40 1.15
3.0 0.6 1.0 1.5 0.6 1.5
4.5 1.0 1.43 2.0 1.0 2.0
5.5 1.2 1.70 2.3 1.2 2.3
VHHysteresis Voltage 1.65 0.15 0.54 1.0 0.15 1.0
V
2.3 0.25 0.65 1.1 0.25 1.1
3.0 0.4 0.77 1.2 0.4 1.2
4.5 0.6 1.01 1.5 0.6 1.5
5.5 0.7 1.18 1.7 0.7 1.7
VOH HIGH Level 1.65 1.55 1.65 1.55
V
VIN = VIL IOH = −100 µA
Output Voltage 2.3 2.2 2.3 2.2
3.0 2.9 3.0 2.9
4.5 4.4 4.5 4.4
1.65 1.29 1.52 1.29 IOH = −4 mA
2.3 1.9 2.15 1.9 IOH = −8 mA
3.0 2.4 2.80 2.4 IOH = −16 mA
3.0 2.3 2.68 2.3 IOH = −24 mA
4.5 3.8 4.20 3.8 IOH = −32 mA
www.fairchildsemi.com 4
NC7NZ14
DC Electrical Characteristi cs (Continued)
AC Electrical Characteristi cs
Note 3: CPD is defined as the value of th e internal equivalent c apacita nc e which is deriv ed from dy namic operat ing current con su m pt ion (ICCD) at no output
loading and operating at 50% duty cycle. (See Figure 2.) CPD is relate d to I CCD dynamic operating current by the expression:
ICCD = (CPD) (VCC) (fIN) + (ICC static).
Dynamic Switching Characteristics
Symbol Parameter VCC TA = +25°CT
A = −40°C to +85°CUnit Conditions
(V) Min Typ Max Min Max
VOL LOW Level 1.65 0.0 0.1 0.1
V
VIN = VIH IOL = 100 µA
Output Voltage 2.3 0.0 0.1 0.1
3.0 0.0 0.1 0.1
4.5 0.0 0.1 0.1
1.65 0.08 0.24 0.24 IOL = 4 mA
2.3 0.10 0.3 0.3 IOL = 8 mA
3.0 0.15 0.4 0.4 IOL = 16 mA
3.0 0.22 0.55 0.55 IOL = 24 mA
4.5 0.22 0.55 0.55 IOL = 32 mA
IIN Input Leakage Current 0 to 5.5 ±0.1 ±1.0 µAV
IN = 5.5V, GND
IOFF Power Off Leakage Current 0.0 1 10 µAV
IN or VOUT = 5.5V
ICC Quiescent Supply Current 1.65 to 5.5 1 10 µAV
IN = 5.5V, GND
Symbol Parameter VCC TA = +25°CT
A = −40°C to +85°CUnit Conditions Figure
(V) Min Typ Max Min Max Number
tPLH, Propagation Delay 1.8 ± 0.15 2.0 7.6 12.5 2.0 13
ns Figures
1, 3
tPHL 2.5 ± 0.2 1.0 5.0 9 .0 1.0 9.5 CL = 15 pF,
3.3 ± 0.3 1.0 3.7 6.3 1.0 6.5 RL = 1 MΩ
5.0 ± 0.5 0.5 3.1 5.2 0.5 5.5
tPLH, Propagation Delay 3.3 ± 0.3 1.5 4.4 7.2 1.5 7 .5 ns CL = 50 pF, Figures
1, 3
tPHL 5.0 ± 0.5 0.8 3.7 5 .9 0.8 6.2 RL = 500Ω
CIN Input Capacitance 0 2.5 pF
CPD Power Dissipation 3.3 9 pF (Note 3) Figure 2
Capacitance 5.0 11
Symbol Parameter Conditions VCC TA = 25°CUnit
(V) Typical
VOLP Quiet Output Dynamic Peak VOL CL = 50pF, VIH = 5.0V, VIL = 0V 5.0 0.8 V
VOLV Quiet Output Dynamic Valley VOL CL = 50pF, VIH = 5.0V, VIL = 0V 5.0 −0.8 V
5 www.fairchildsemi.com
NC7NZ14
AC Loading and Waveforms
CL include s l oad and str ay c apacitan ce
Input PRR = 1.0 MHz; t w = 500 ns
FIGURE 1. AC Tes t Circuit
Input = AC Wav efo r m; tr = tf = 1.8 ns
PRR = 10 MHz; Duty Cycle = 50%
FIGURE 2. ICCD Test Circuit
FIGURE 3. AC Waveforms
www.fairchildsemi.com 6
NC7NZ14
Tape and Reel Specification
TAPE FORM AT
TAPE DIMENSIONS inches (millimeters)
REEL DIMENSIONS inches (millimeters)
Package Tape Number Cavity Cover Tape
Designator Section Cavities Status Status
Leader (Start End) 125 (typ) Empty Sealed
K8X Carrier 3000 Filled Sealed
Trailer (Hub End) 75 (typ) Empty Sealed
Tape SizeABCDN W1 W2 W3
8 mm 7.0 0.059 0.512 0.795 2.165 0.331 +0.059/−0.000 0.567 W1 + 0.078/−0.039
(177.8) (1.50) (13.00) (20.20) (55.00) (8.40 + 1.50/−0.00) (14.40) (W1 + 2.00/−1.00)
7 www.fairchildsemi.com
NC7NZ14
Physical Dimensions inches (millimeters) unless otherwise noted
8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide
Package Number MAB08A
www.fairchildsemi.com 8
NC7NZ14 TinyLogic
UHS Inverter with Schmitt Trigger Input
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
8-Lead MicroPak, 1.6 mm Wide
Package Number MAC08A
Fairchild does not assu me any responsibility for use of any circuitry de scribed, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life suppor t de vices o r syste ms are devices or syste ms
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical compon ent i n any compon ent of a lif e supp ort
device or system whose failure to perform can be rea-
sonabl y ex pect ed to ca use the fa ilu re of the li fe su pp ort
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
