# 8-bit Proprietary Microcontroller

**CMOS** 

# F<sup>2</sup>MC-8L MB89470 Series

# MB89475/P475/PV470

#### **■ DESCRIPTION**

The MB89470 series has been developed as a general-purpose version of the F<sup>2</sup>MC\*-8L family consisting of proprietary 8-bit, single-chip microcontrollers.

In addition to a compact instruction set, the microcontroller contains a variety of peripheral functions such as 21-bit time-base timer, watch prescaler, PWC timer, PWM timer, 8/16-bit timer/counter, external interrupt 1 (edge), external interrupt 2 (level), 10-bit A/D converter, UART/SIO, buzzer, watchdog timer reset.

The MB89470 series is designed suitable for home appliance as well as in a wide range of applications for consumer product.


\*: F2MC stands for FUJITSU Flexible Microcontroller.

### **■ FEATURES**

- Package used QFP package and SH-DIP package for MB89P475, MB89475 MQFP package for MB89PV470
- · High-speed operating capability at low voltage
- Minimum execution time: 0.32 μs/12.5MHz

(Continued)

#### **■ PACKAGE**



### (Continued)

• F2MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions 16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc.

· Six timers

PWC timer (also usable as a interval timer)

PWM timer

8/16-bit timer/counter x 2

21-bit timebase timer

Watch prescaler

• Buzzer

7 frequency types are selectable by software

External interrupts

Edge detection (Selectable edge): 4 channels

Low-level interrupt (Wake-up function): 5 channels

• A/D converter (8 channels)

10-bit successive approximation type

• UART/SIO

Synchronous/asynchronous data transfer capable

• Low-power consumption modes

Stop mode (Oscillation stops to minimize the current consumption.)

Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)

Subclock mode (for dual clock product)

Watch mode (for dual clock product)

- · Watch dog timer reset
- I/O ports: max. 39 channels

### **■ PRODUCT LINEUP**

Part number	MB89475	MB89P475	MB89PV470	
Parameter				
Classification	Mass production products (mask ROM product)	OTP (read protection)	Piggy-back	
ROM size	16K x 8-bit (internal ROM)	16K x 8-bit (internal PROM, can be written to by FLASH pro- grammer)	32K x 8-bit (external ROM)	
RAM size	512 x	8 bits	1K × 8 bits	
CPU functions	Number of instructions: Instruction bit length: Instruction length: Data bit length: Minimum execution time: Minimum interrupt processing ti	Instruction bit length: : 8 bits Instruction length: : 1 to 3 Data bit length: : 1, 8, Minimum execution time: : 0.32		
Ports	Output-only ports (N-channel op Input-only ports I/O ports (CMOS) Total	Output-only ports (N-channel open drain) : 7 pin Input-only ports : 3 pin I/O ports (CMOS) : 29 pi		
21-Bit Time-base timer		s, 26.2 ms, 419.4 ms) at 10 MHz s, 21.0 ms, 335.5 ms) at 12.5 MH	lz	
Watchdog timer		Reset period (209.7 ms to 419.4 ms) at 10 MHz Reset period (167.8 ms to 335.5 ms) at 12.5 MHz		
Pulse width count timer	2 channels 8-bit one-shot timer operation (supports underflow output, operating clock period: 1, 4, 32 tinst, external) 8-bit reload timer operation (supports square wave output, operating clock period: 1, 4, 32 tinst, external) 8-bit pulse width measurement operation (supports continuous measurement, H width, L width, rising edge to rising edge, falling edge to falling edge measurement and both edge measurement)			
PWM timer	8-bit reload timer operation (supports square wave output, operating clock period: 1, 4, 32 tinst, external) 8-bit resolution PWM operation			
8/16-Bit timer/counter 1, 2	Can be operated either as a 2-channel 8-bit timer/counter (Timer 1 and Timer 2, each with its own independent operating clock cycle), or as one 16-bit timer/counter In Timer 1 or 16-bit timer/counter operation, event counter operation (external clock-triggered) and square wave output capable			
8/16-Bit timer/counter 3, 4	Can be operated either as a 2-channel 8-bit timer/counter (Timer 3 and Timer 4, each with its own independent operating clock cycle), or as one 16-bit timer/counter In Timer 3 or 16-bit timer/counter operation, event counter operation (external clock-triggered) and square wave output capable			
External interrupt	4 independent channels (selectable edge, interrupt vector, request flag) 5 channels (low level interrupt)			
A/D converter	10-bit resolution × 8 channels A/D conversion function (conversion time: 60 tinst ) Supports repeated activation by internal clock.			
UART/SIO	Synchronous/asynchronous data transfer capable (Max. baud rate: 78.125 Kbps at 10 MHz) (7 and 8 bits with parity bit; 8 and 9 bits without parity bit)			

Note: 1 tinst = one instruction cycle (execution time) which can be selected as 1/4, 1/8, 1/16, or 1/64 of main clock.

(Continued)

#### (Continued)

Part number Parameter	MB89475	MB89P475	MB89PV470			
Buzzer output	7 frequency types (FcH/2 <sup>12</sup> , FcH/2 software.	7 frequency types (FcH/2 <sup>12</sup> , FcH/2 <sup>11</sup> , FcH/2 <sup>10</sup> , FcH/2 <sup>9</sup> , FcL/2 <sup>5</sup> , FcL/2 <sup>4</sup> , FcL/2 <sup>3</sup> , ) are selectable by software.				
Standby mode	Sleep mode, stop mode, subclock mode(dual clock product) and watch mode(dual clock product)					
Process	CMOS					
Operating Voltage	2.2V ~ 5.5V	3.5V ~ 5.5V	2.7V ~ 5.5V			

#### ■ PACKAGE AND CORRESPONDING PRODUCTS

Device Package	MB89475	MB89P475	MB89PV470
DIP-48P-M01	0	0	X
FPT-48P-M05	0	0	Х
MQP-48C-P01	Х	Х	0

O : Availabe X : Not available

### **■ DIFFERENCES AMONG PRODUCTS**

#### 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

• The stack area, etc., is set at the upper limit of the RAM.


#### 2. Current Consumption


- For the MB89PV470, add the current consumed by the EPROM mounted in the piggy-back socket.
- When operating at low speed, the current consumed by the one-time PROM product is greater than that for the mask ROM product. However, the current consumption are roughly the same in sleep or stop mode.
- For more information, see "■ Electrical Characteristics."


#### 3. Oscillation stabilization time after power-on reset

- For MB89PV470, there is no power-on stabilization time after power-on reset
- For MB89P475, there is power-on stabilization time after power-on reset
- For MB89475, the power-on stabilization time can be select.
- For more information, refer to "■ Mask Option".

### **■ PIN ASSIGNMENT**







### \*1: Package upper-side pin assignment ( MB89PV470 only)

Pin No.	Pin Symbol						
49	Vpp	57	N.C.	65	O4	73	ŌĒ
50	A12	58	A2	66	O5	74	N.C.
51	A7	59	A1	67	O6	75	A11
52	A6	60	A0	68	07	76	A9
53	A5	61	01	69	O8	77	A8
54	A4	62	O2	70	CE	78	A13
55	A3	63	О3	71	A10	79	A14
56	N.C.	64	Vss	72	N.C.	80	Vcc

N.C.: As connected internally, do not use. Note: Pin no. 20 should be left unconnected.

<sup>\*</sup> High current drive type

### **■ PIN DESCRIPTION**

Pin no.			1/0	
QFP/MQFP*2	SDIP*1	- Pin name	rin name circuit	Function
17	47	X0	А	Connection pins for a crystal or other oscillator.
18	48	X1	Α	An external clock can be connected to X0. In this case, leave X1 open.
16	46	MODE	В	Input pins for setting the memory access mode. Connect directly to Vss.
14	44	RST	С	Reset I/O pin. The pin is a N-ch open-drain type with pull-up resistor and a hysteresis input. The pin outputs a "L" level when an internal reset request is present. Inputting an "L" level initializes internal circuits.
38 - 31	20 - 13	P00/AN0 - P07/AN7	D	General-purpose I/O port. The pins are shared with the analog inputs for the A/D converter.
30 - 27	12 - 9	P10/INT10 - P13/INT13	E	General-purpose I/O port. A hysteresis input for INT10~13. The pin is shared with an external interrupt 1 input.
26	8	P14/EC1	E	General-purpose I/O port. A hysteresis input for EC1. The pin is shared with the 8/16 bit timer 1 input.
25	7	P15/TO1	F	General-purpose I/O port. The pin is shared with the output of 8/16-bit timer 1.
24	6	P16/EC2	E	General-purpose I/O port. A hysteresis input for EC2. The pin is shared with the 8/16 bit timer 2 input.
23	5	P17/TO2	F	General-purpose I/O port. The pin is shared with the output of 8/16-bit timer 2.
13	43	P20/SCK1	E	General-purpose I/O port. A hysteresis input for SCK1. The pin is shared with the clock I/O of UART/SIO 1.
12	42	P21/SO1	F	General-purpose I/O port. The pin is shared with the serial data output of UART/SIO 1.
11	41	P22/SI1	E	General-purpose I/O port. A hysteresis input for SI1. The pin is shared with the serial data input of UART/SIO 1.
10	40	P23/PWC	E	General-purpose I/O port. A hysteresis input for PWC. This pin is shared with PWC input.
9	39	P24/PWM	F	General-purpose input port. This pin is shared with PWM output.
8	38	P25/SI2	E	General-purpose I/O port. A hysteresis input for SI2. The pin is shared with the serial data input of UART/SIO 2.
6	36	P26/SO2	F	General-purpose I/O port. The pin is shared with the serial data output of UART/SIO 2.
5	35	P27/SCK2	Е	General-purpose I/O port. A hysteresis input for SCK2. The pin is shared with the clock I/O of UART/SIO 2.

### (Continued)

Pin no.			I/O			
QFP/MQFP*2	SDIP*1	Pin name circui		Function		
4	34	P30/BUZ	G	N-channel open-drain output. The pin is shared with buzzer output.		
3 - 1, 48 - 46	33 - 28	P31 - P36	G	N-channel open-drain output.		
			Н	General-purpose input port. (single clock system)		
21	4	P40/X0A	А	Connection pins for a crystal or other oscillator. (dual clock system) An external clock can be connected to X0A. In this case, leave X1A open.		
		P41/X1A	Н	General-purpose input port. (single clock system)		
22	3		P41/X1A	P41/X1A	P41/X1A	А
15	45	P42	Н	General-purpose input port.		
45 - 41	27 - 23	P50/INT20 - P54/INT24	E	General-purpose I/O port. A hysteresis input for INT20~INT24. The pin is shared with an external interrupt 2 input.		
20	2	С	_	Capacitor connection pin *3		
7	37	Vcc	_	Power supply pin (+5V).		
19	1	Vss	_	Power supply pin (GND).		
40	22	AVcc	_	A/D converter power supply pin.		
39	21	AVss	_	A/D converter power supply pin. Use at the same voltage level as Vss.		

<sup>\*1:</sup> DIP-48P-M01

<sup>\*2:</sup> FPT-48P-M05 / MQP-48C-P01

<sup>\*3:</sup> When MB89475 or MB89PV470 is used, this pin will become a N.C. pin without internal connection. When MB89P475 is used, connect this pin to an external 0.1uF capacitor to ground.

### • External EPROM Socket (MB89PV470 only)

Pin Number	Pin			
MQFP*1	Name	I/O	Function	
49	V <sub>pp</sub>	0	"H" level output pin	
50 51 52 53 54 55 58 59 60	A12 A7 A6 A5 A4 A3 A2 A1	0	Address output pins.	
61 62 63	O1 O2 O3	I	Data input pins.	
64	Vss	0	Power supply pin (GND).	
65 66 67 68 69	O4 O5 O6 O7 O8	I	Data input pins.	
70	CE	0	Chip enable pin for the ROM. Outputs "H" in standby mode.	
71	A10	0	Address output pin.	
72	ŌĒ	0	Output enable pin for the ROM. Always outputs "L".	
75 76 77 78 79	A11 A9 A8 A13 A14	0	Address output pins.	
80	Vcc	0	Power supply pin for the EPROM.	
56 57 72 74	N.C.	_	Internally connected pins. Always leave open.	


<sup>\*1:</sup> MQP-48C-P01

### ■ I/O CIRCUIT TYPE

Circuit Class	Circuit	Remarks
А	X1 (X1A)  Nch Pch  X0 (X0A)  Nch Pch  Nch Pch  Stop mode control signal	Main and sub-clock circuits
В	□ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	<ul> <li>Hysteresis input</li> <li>The pull-down resistor is approx. 50kΩ.</li> <li>(No pull-down resistor in MB89P475)</li> </ul>
С	R Pch Nch	<ul> <li>The pull-up resistance (P-channel) is approx. 50 kΩ.</li> <li>Hysteresis input</li> </ul>
D	pull-up resistor register  Nch  ADIN	<ul> <li>CMOS output</li> <li>CMOS input</li> <li>Selectable pull-up resistor Approx. 50 kΩ</li> </ul>
E	pull-up resistor register  Pch  Port  resources	CMOS output CMOS input Selectable pull-up resistor Approx. 50 kΩ  (Continued)

(Continued)

### (Continued)



#### HANDLING DEVICES

#### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in "Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

### 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = Vcc and AVss = Vss even if the A/D and D/A converters are not in use.

#### 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

### 5. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

#### 6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

#### ■ PROGRAMMING OTPROM IN MB89P475 WITH SERIAL PROGRAMMER

### 1. Programming the OTPROM with serial programmer

• All OTP products can be programmed with serial programmer

### 2. Programming the OTPROM

 To program the OTPROM using EPROM programmer AF200 (manufacturer: Yokogawa Digital Computer Corp.).

Inquiry: Yokogawa Digital Computer Corp.: TEL (81)-42-333-6224

• To program the OTPROM using FUJITSU MCU programmer MB91919-001.

Inquiry: Fujitsu Microelectronics Asia Pte Ltd.: TEL (65)-2810770

FAX (65)-2810220

### 3. Programming Adaptor for OTPROM

• To program the OTPROM using EPROM programmer AF200, use the programming adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

Package	Compatible socker adaptor
DIP-48P-M01	N/A
FPT-48P-M05	T.B.D.

Inquiry: Sun Hayato Co., Ltd: TEL (81)-3-3986-0403

FAX (81)-3-5396-9106

 To program the OTPROM using FUJITSU MCU programmer MB91919-001, use the programming adapter listed below.

Package	Compatible socker adaptor
DIP-48P-M01	T.B.D.
FPT-48P-M05	T.B.D.

Inquiry: Fujitsu Microelectronics Asia Pte Ltd.: TEL (65)-2810770

FAX (65)-2810220

#### 4. OTPROM Content Protection

For product with OTPROM content protection feature (MB89P475-102, MB89P475-202), OTPROM content can be read using serial programmer if the OTPROM content protection mechanism is not activated.

One predefined area of the OTPROM (FFFCH) is assigned to be used for preventing the read access of OTPROM content. If the protection code "00H" is written in this address (FFFCH), the OTPROM content cannot be read by any serial programmer.

Note: The program written into the OTPROM cannot be verified once the OTPROM protection code is written ("00H" in FFFCH). It is advised to write the OTPROM protection code at last.

### 5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

# ■ PROGRAMMING OTPROM IN MB89P475 WITH GENERAL PURPOSE EPROM PRO-GRAMMER

### 1. Programming OTPROM with general purpose EPROM programmmer

 Only products without protection feature (i.e. MB89P475-101 and MB89P475-201) can be programmed with general purpose EPROM programmer. Product with protection feature (i.e. MB89P475-102 and MB89P475-202) cannot be programmed with general purpose programmer.

### 2. ROM Writer Adapters and Recommended ROM Writers

• The following shows ROM writer adapters and recommended ROM writers.

	0	•	
		Applicable adapter model	Recommended writer maker and writer
	Package name	San Hayato Co., Ltd.	Minato electronics Co., Ltd.
		Sali Hayato Co., Ltu.	MODEL1890A
	DIP-64P-M01	N/A	N/A
	FPT-48P-M05	T.B.D	Under evaluation

Contact information

Sun Hayato Co., Ltd.: Phone 03-3986-0403

Minato electronics Co., Ltd.: Phone 045-591-5611

### 3. Writing data to the EPROM

- (1) Set the EPROM writer for the CU50-OTP (device code: cdB6DC).
- (2) Load the program data to the EPROM writer.
- (3) Write data using the EPROM writer.

### 4. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

#### ■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

### 1. EPROM for Use

MBM27C256A-20TVM

### 2. Programming Socket Adapter


To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

Package	Adapter socket part number
LCC-32 (Square)	ROM-32LC-28DP-S

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3986-0403

### 3. Memory Space


Memory space in each mode is diagrammed below.



### 4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256.
- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.


### **■** Block Diagram



#### **■ CPU CORE**

### 1. Memory Space

The microcontrollers of the MB89470 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89470 series is structured as illustrated below.



### 2. Registers

The F<sup>2</sup>MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions

Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator.


When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit register for index modification


Extra pointer (EP): A 16-bit pointer for indicating a memory address

Stack pointer (SP): A 16-bit register for indicating a stack area


Program status (PS): A 16-bit register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	l	1
1	0	2	
1	1	3	Low = no interrupt

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.

Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.


V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit resister for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 32 banks can be used on the MB89470 series. The bank currently in use is indicated by the register bank pointer (RP).



### ■ I/O MAP

Address	Register name	Register Description	Read/Write	Initial value	
00н	PDR0	Port 0 data register	R/W	XXXXXXXXB	
01н	DDR0	Port 0 data direction register	W*	0000000в	
02н	PDR1	Port 1 data register	R/W	XXXXXXXXB	
03н	DDR1	Port 1 data direction register	W*	0000000в	
04н	PDR2	Port 2 data register	R/W	0000000в	
05н		(Reserved)			
06н	DDR2	Port 2 data direction register	R/W	0000000в	
07н	SYCC	System clock control register	R/W	-XXMM-00 <sub>B</sub>	
08н	STBC	Standby control register	R/W	0001XXXXв	
09н	WDTC	Watchdog timer control register	W*	0XXXXB	
ОАн	TBTC	Timebase timer control register	R/W	00000в	
0Вн	WPCR	Watch prescaler control register	R/W	000000в	
0Сн	PDR3	Port 3 data register	R/W	-1111111в	
0Дн	PDR4	Port 4 data register	R	ХХХв	
0Ен	RSFR	Reset flag register	R	ХХХХв	
0Fн	BUZR	Buzzer register	R/W	000в	
10н	PDR5	Port 5 data register	R/W	XXXXXB	
11н	DDR5	Port 5 data direction register	R/W	00000в	
12н to 13н		(Reserved)			
14н	T4CR	Timer 4 control register	R/W	000000Х0в	
15н	T3CR	Timer 3 control register	R/W	000000Х0в	
16н	T4DR	Timer 4 data register	R/W	XXXXXXXXB	
17н	T3DR	Timer 3 data register	R/W	XXXXXXXXB	
18н	T2CR	Timer 2 control register	R/W	000000Х0в	
19н	T1CR	Timer 1 control register	R/W	000000Х0в	
1Ан	T2DR	Timer 2 data register	R/W	XXXXXXXXB	
1Вн	T1DR	Timer 1 data register	R/W	XXXXXXXXB	
1Сн to 1Fн		(Reserved)			
20н	ADC1	A/D control register 1	R/W	-00000X0 <sub>B</sub>	
21н	ADC2	A/D control register 2	R/W	-000001в	
22н	ADDH	A/D data register (Upper byte)	R	XX <sub>B</sub>	
23н	ADDL	A/D data register (Lower byte)	R	XXXXXXXXB	
24н	ADER	A/D input enable register	R/W	11111111в	
25н		(Reserved)			
26н	SMC11	UART/SIO serial mode control register 11	R/W	0000000в	
27н	SMC12	UART/SIO serial mode control register 12	R/W	0000000В	
28н	SSD1	UART/SIO serial status and data register 1	R	00001в	
29н	SIDR1/SODR1	UART/SIO serial data register 1	R/W *	XXXXXXXXB	
2Ан	SRC1	UART/SIO serial rate control register 1	R/W	XXXXXXXX	

(Continued)

### (Continued)

Address	Register name	Register Description	Read/Write	Initial value
2Вн	SMC21	UART serial mode control register 21	R/W	0000000В
2Сн	SMC22	UART serial mode control register 22	R/W	0000000В
2Dн	SSD2	UART serial status and data register 2	R	00001в
2Ен	SIDR2/SODR2	UART serial data register 2	R/W *	XXXXXXXXB
2Fн	SRC2	UART serial rate control register 2	R/W	XXXXXXXXB
30н	EIC1	External interrupt 1 control register 1	R/W	0000000В
31н	EIC2	External interrupt 1 control register 2	R/W	0000000В
32н	EIE2	External interrupt 2 enable register	R/W	00000в
33н	EIF2	External interrupt 2 flag register	R/W	Ов
34н	PCR1	PWC control register 1	R/W	0-0000в
35н	PCR2	PWC control register 2	R/W	0000000В
36н	PLBR	PWC reload buffer register	R/W	XXXXXXXXB
37н		(Reserved)	1	
38н	CNTR	PWM timer control register	R/W	0-00000000В
39н	COMR	PWM timer compare register	W*	XXXXXXXXB
3Ан to 6Fн		(Reserved)	1	
70н	PURC0	Port 0 pull up resistor control register	R/W	11111111в
71н	PURC1	Port 1 pull up resistor control register	R/W	11111111в
72н	PURC2	Port 2 pull up resistor control register	R/W	11111111в
73н	PURC3	Port 3 pull up resistor control register	R/W	-1111111в
74н		(Reserved)		
75н	PURC5	Port 5 pull up resistor control register	R/W	1111в
76н to 7Aн		(Reserved)	1	
7Вн	ILR1	Interrupt level setting register 1	W*	11111111в
7Сн	ILR2	Interrupt level setting register 2	W*	11111111в
7Dн	ILR3	Interrupt level setting register 3	W*	11111111в
7Ен	ILR4	Interrupt level setting register 4	W*	11111111в
<b>7F</b> H		(Reserved)		

<sup>\*</sup> Bit manipulation instruction cannot be used.

### • Read/write access symbols

R/W: Readable and writable

R : Read-only W: Write-only

### • Initial value symbols

0: The initial value of this bit is "0".

1: The initial value of this bit is "1".

X: The initial value of this bit is undefined.

-: Unused bit.

M: The initial value of this bit is determined by mask option.

### **■ ELECTRICAL CHARACTERISTICS**

### 1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min.	Max.	Onit	Remarks
Power supply voltage	Vcc AVcc	Vss-0.3	Vss + 6.0	V	AVcc must not exceed Vcc
Input voltage	Vı	Vss-0.3	Vcc + 0.3	V	
Output voltage	Vo	Vss-0.3	Vcc + 0.3	V	
"L" level maximum output current	loL	_	15	mA	
"L" level average output current	lolav	_	4	mA	Average value (operating current × operating rate)
"L" level total maximum output current	ΣloL	_	100	mA	
"L" level total average output current	$\Sigma$ lolav	_	40	mA	Average value (operating current × operating rate)
"H" level maximum output current	Іон	_	-15	mA	
"H" level average output current	Іонач	_	-4	mA	Average value (operating current × operating rate)
"H" level total maximum output current	ΣΙοн	_	-50	mA	
"H" level total average output current	$\Sigma$ lohav	_	-20	mA	Average value (operating current × operating rate)
Power consumption	PD	_	300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	<b>-</b> 55	+150	°C	

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded.

Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks		
raidilletei	Symbol	Min.	Max.	Offic	Kemarks		
Davis and the sa	Vcc AVcc	2.2*	5.5	V	Operation assurance range	MB89475	
		3.5*	5.5	V	Operation assurance range	MB89P475	
Power supply voltage		2.7*	5.5	V	Operation assurance range	MB89PV470	
		1.5	5.5	V	Retains the RAM state in stop mode		
Operating temperature	TA	-40	+85	°C			

<sup>\*:</sup> These values depend on the operating conditions and the analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics."




Figure 1 Operating Voltage vs. Main Clock Operating Frequency

Figure 1 indicate the operating frequency of the external oscillator at an instruction cycle of 4/Fch.

Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

### 3. DC Characteristics

 $(AVcc = Vcc = 5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

					Value			
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
"H" level	VIH	P00 ~ P07, P10 ~ P17, P20 ~ P27, P40 ~ P42, P50 ~ P54	_	0.7 Vcc	_	Vcc + 0.3	V	
input voltage	Vihs	RST, MODE, EC1, EC2, SCK1, SI1, SCK2, SI2, PWC, INT10 ~ INT13, INT20 ~ INT24	_	0.8 Vcc	_	Vcc + 0.3	V	
"L" level input voltage	VıL	P00 ~ P07, P10 ~ P17, P20 ~ P27, P40 ~ P42, P50 ~ P54	_	Vss - 0.3	_	0.3 Vcc	٧	
	VILS	RST, MODE, EC1, EC2, SCK1, SI1, SCK2, SI2, PWC, INT10 ~ INT13, INT20 ~ INT24	_	Vss - 0.3	_	0.2 Vcc	V	
Open-drain output pin application voltage	V <sub>D</sub>	P30 ~ P36	_	Vss-0.3	_	Vcc + 0.3	V	
"H" level output voltage	Vон	P00 ~ P07, P10 ~ P17, P20 ~ P27, P50 ~ P54	lон = −2.0mA	4.0	_	_	V	
"L" level output voltage	V <sub>OL1</sub>	P00 ~ P07, P10 ~ P17, P20 ~ P27, P50 ~ P54, RST	loL = 4.0 mA	_	_	0.4	V	
	V <sub>OL2</sub>	P30 ~ P36	IoL = 12.0 mA	_	_	0.4	V	
Input leakage current	lu	P00 ~ P07, P10 ~ P17, P20 ~ P27, P50 ~ P54	0.45 V < Vı < Vcc	-5	_	+5	μА	Without pull-up Resister
Open drain output leakage current	ILOD	P30 ~ P36	0.45 V < Vı < Vcc	-5	_	+5	μА	
Pull-down resistance	RDOWN	MODE	Vı = Vcc	25	50	100	kΩ	Except MB89P475
Pull-up resistance	RPULL	P00 ~ P07, P10 ~ P17, P20 ~ P27, P30 ~ P36, P50 ~ P54, RST	V <sub>I</sub> = 0.0 V	25	50	100	kΩ	When pull-up resistor is selected (except RST)

(Continued)

### (Continued)

 $AVcc = Vcc = 5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ 

		<b>D</b> .			Value		1114	Damanda
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
	Icc1		F <sub>CH</sub> = 10.0MHz t <sub>inst</sub> = 0.4 μs Main clock run mode	_	8	13	mA	
	Icc2		F <sub>CH</sub> = 10.0MHz t <sub>inst</sub> = 6.4 μs Main clock run mode	_	0.7	3	mA	
	Iccs <sub>1</sub>	Vcc	F <sub>CH</sub> = 10.0MHz t <sub>Inst</sub> = 0.4 μs Main clock sleep mode	_	2.5	5	mA	
	lccs2		F <sub>CH</sub> = 10.0MHz t <sub>inst</sub> = 6.4 μs Main clock sleep mode	_	0.8	2	mA	
	Iccl		FcL = 32.768kHz Subclock mode		50	85	μА	MB89PV470 MB89475
Power supply current			Subclock mode	_	350	785	μΑ	MB89P475
	Iccls		FcL = 32.768kHz Subclock sleep mode		15	30	μΑ	MB89PV470 MB89475
				_	19	36	μΑ	MB89P475
			FcL = 32.768kHz • Watch mode	_	1.6	15	μΑ	MB89PV470 MB89475
	Ісст		Main clock stop mode	_	5.6	21	μА	MB89P475
	Іссн		Ta=+25°C Subclock stop mode		3	10	μА	
	la	AV∞	Fсн=10MHz	_	2.8	5.5	mA	A/D converting, MB89PV470. MB89475
					2.3	6	mA	MB89P475
	Іан		Ta=+25°C	_	1	5	μΑ	A/D stop
Input capacitance	Cin	Other than Vcc,Vss,AVcc,AVss	f=1MHz	_	10	_	pF	

### 4. AC Characteristics


#### (1) Reset Timing

 $(Vcc = 5.0V, AVss = Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Condition	Valu	ue	Unit	Remarks	
Parameter	Symbol	Condition	Min.	Max.	Oilit	Remarks	
RST "L" pulse width	<b>t</b> zlzh	_	48 theyl	_	ns		

Note: the scillation cycle (1/Fc) to input to the X0 pin.

The MCU operation is not guaranteed when the "L" pulse width is shorter than tzlzh.



### (2) Power-on Reset


$$(AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$$

Parameter	Symbol	Condition	Value		Unit	Remarks	
raiailletei	Syllibol	Condition	Min.	Max.	Oilit	iveillai ks	
Power supply rising time	<b>t</b> R		_	50	ms		
Power supply cut-off time	toff		1		ms	Due to repeated operations	

Note: Make sure that power supply rises within the selected oscillation stabilization time.

Rapid changes in power supply voltage may cause a power-on reset. If power supply voltage may cause a power-on reset.


Rapid changes in power supply voltage may cause a power-on reset. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




### (3) Clock Timing

$$(AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$$

Parameter	Symbol	Pin	Value			Unit	Remarks	
raidilletei	Symbol	1 111	Min.	Тур.	Max.	Offic	Remarks	
Clock frequency	Fсн	X0, X1	1	_	12.5	MHz		
Older Hequeiney	FcL	X0A, X1A	_	32.768	_	kHz		
Clock cycle time	thcyL	X0, X1	80	_	1000	ns		
	tLCYL	X0A, X1A	_	30.5	_	μs		
Input clock pulse width	Pwh PwL	X0	20	_	_	ns		
Input clock pulse width	P <sub>WHL</sub> P <sub>WLL</sub>	X0A	_	15.2	_	μs	External clock	
Input clock rising/falling time	tcr tcr	X0, X0A	_	_	10	ns		





### (4) Instruction Cycle


Parameter	Symbol	Value	Unit	Remarks
Instruction cycle	<b>t</b> inst	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	μs	(4/FcH) $t_{inst}$ = 0.32 $\mu s$ when operating at FcH = 12.5 MHz
(minimum execution time)	unst	2/FcL	μs	$t_{inst}$ = 61.036 $\mu s$ when operating at FcL = 32.768 kHz

### (5) Serial I/O Timing

 $(Vcc = 5.0 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Pin	Condition	Val	Unit	
Farameter	Syllibol	FIII	Condition	Min.	Max.	Offic
Serial clock cycle time	tscyc	SCK1, SCK2		2 tinst*	_	μs
$SCK \downarrow \rightarrow SO$ time	<b>t</b> sLov	SCK1, SO1, SCK2, SO2,	Internal shift clock	-200	200	ns
Valid SI → SCK $\uparrow$	<b>t</b> ıvsH	SI1, SCK1, SI2, SCK2	mode	1/2 tinst*	_	ns
$SCK \uparrow \rightarrow valid SI hold time$	<b>t</b> shix	SCK1, SI1, SCK2, SI2		1/2 tinst*	_	ns
Serial clock "H" pulse width	<b>t</b> shsl	SCK1, SCK2		1 <b>t</b> inst*	_	μs
Serial clock "L" pulse width	<b>t</b> slsh	SUNT, SUNZ	External	1 <b>t</b> inst*	_	μs
$SCK \downarrow \rightarrow SO$ time	tslov	SCK1, SO1, SCK2, SO2	shift clock	0	200	ns
Valid SI → SCK ↑	tıvsh	SI1, SCK1, SI2, SCK2	mode	1/2 tinst*	_	ns
$SCK \uparrow \rightarrow valid SI hold time$	<b>t</b> shix	SCK1, SI1, SCK2, SI2		1/2 tinst*	_	ns

<sup>\*:</sup> For information on tinst, see "(4) Instruction Cycle."




### (6) Peripheral Input Timing

 $(AVcc = Vcc = 5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Pin	Val	ue	Unit	Remarks	
Farameter	Symbol	FIII	Min.	Max.	Offic	iveillai ka	
Peripheral input "H" pulse width 1	tılıH1	INT10 ~ 13, INT20 ~	2 tinst*	_	μs		
Peripheral input "L" pulse width 1	t <sub>IHIL1</sub>	INT24, EC1, EC2, PWC	2 tinst*	_	μs		

<sup>\*:</sup> For information on tinst, see "(4) Instruction Cycle."



#### 5. A/D Converter Electrical Characteristics

### (1) A/D Converter Electrical Characteristics

 $(AVcc = Vcc = 4.5 \text{ V} \sim 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Cumbal	Pin		Value					
rarameter	Symbol	FIII	Min.	Тур.	Max.	Unit	Remarks		
Resolution			_	10	_	bit			
Total error			_	_	±3.0	LSB			
Linearity error	_		_	_	±2.5	LSB			
Differential linearity error		_	_	_	±1.9	LSB			
Zero transition voltage	Vот		AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	LSB			
Full-scale transition voltage	V <sub>FST</sub>		AVcc – 3.5 LSB	AVcc – 1.5 LSB	AVcc + 0.5 LSB	LSB			
A/D mode conversion time	_		_	_	60 tinst*	μs			
Analog port input current	Iain	AN0 to	_	_	10	μΑ			
Analog input voltage	Vain	AN3	AVss	_	AVcc	V			

<sup>\*:</sup> For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics".

### (2) A/D Converter Glossary

Resolution

Analog changes that are identifiable with the A/D converter When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

• Linearity error (unit: LSB)


The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\leftrightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1111"  $\leftrightarrow$  "11 1111 1110") from actual conversion characteristics.

• Differential linearity error (unit: LSB)

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value.

• Total error (unit: LSB)

The difference between theoretical and actual conversion values.




#### (3) Notes on Using A/D Converter

Input impedance of the analog input pins
 The A/D converter used for the MB89470 series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for 16 instruction cycles after activation A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low.

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about  $0.1 \mu F$  for the analog input pin.



	MB89475	MB89P475
	MB89PV470	
R: analog input equivalent resistance	2.2 kΩ	2.6 kΩ
C: analog input equivalent capacitance	45 pF	28 pF

#### • Error

The smaller the |AVR - AVss|, the greater the error would become relatively.

### **■ INSTRUCTIONS**

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

**Table 1 Instruction Symbols** 

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
А	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

(Continued)

#### (Continued)

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very $\times$ is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

#### Columns indicate the following:

Mnemonic: Assembler notation of an instruction

~: Number of instructions

#: Number of bytes

Operation: Operation of an instruction

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in

the column indicate the following:

• "-" indicates no change.

• dH is the 8 upper bits of operation description data.

• AL and AH must become the contents of AL and AH immediately before the instruction

is executed.

• 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column,

the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to

the following rule:

Example: 48 to 4F ← This indicates 48, 49, ... 4F.

Table 2 Transfer Instructions (48 instructions)

Mnemonic	~	#	Operation	TL	TH	АН	NZVC	OP code
MOV dir,A	3	2	(dir) ← (A)	_	_	_		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	_	_	_		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	_	_		61
MOV @EP,A	3	1	((EP)) ← (A)	_	_	_		47
MOV Ri,A	3	1	(Ri) ← (A)	_	_	_		48 to 4F
MOV A,#d8	2	2	(A) ← d8	AL	_	_	++	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	_	_	++	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	_	_	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	_	_	++	60
MOV A,@A	3	1	$(A) \leftarrow ((A))$	AL	_	_	++	92
MOV A,@EP	3	1	$(A) \leftarrow ((EP))$	AL	_	_	++	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	_	_	++	08 to 0F
MOV dir,#d8	4	3	(dír) ← d8	_	_	_		85
MOV @IX +off,#d8	5	3	$((IX) + off) \leftarrow d8$	_	_	_		86
MOV @EP,#d8	4	2	( (EP) ) ← d8	_	_	_		87
MOV Ri,#d8	4	2	(Ri) ← d8	_	_	_		88 to 8F
MOVW dir,A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	_		D6
	_		$((IX) + off + 1) \leftarrow (AL)$					
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	_	_		D4
MOVW @EP,A	4	1	$((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$	_	_	_		D7
MOVW EP,A	2	1	$(EP) \leftarrow (A)$	_	_	_		E3
MOVW A,#d16	3	3	(A) ← d16	AL	АН	dH	++	E4
MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dH	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow ((IX) + off),$	AL	AH	dH	++	C6
1000000		_	$(AL) \leftarrow ((IX) + off + 1)$	, ·-	/ (1 )	a. i		00
MOVW A,ext	5	3	$(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	АН	dH	++	C4
MOVW A,@A	4	1	$(AH) \leftarrow (A), (AL) \leftarrow (A) + 1$	AL	AH	dH	++	93
MOVW A,@EP	4	1	$(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dH	++	C7
MOVW A,EP	2	1	$(A) \leftarrow (EP)$	_		dH		F3
MOVW EP,#d16	3	3	(EP) ← d16	_	_	_		E7
MOVW IX,A	2	1	$(IX) \leftarrow (A)$	_	_	_		E2
MOVW A,IX	2	1	$(A) \leftarrow (IX)$	_	_	dH		F2
MOVW SP,A	2	1	$(SP) \leftarrow (A)$	_	_	_		E1
MOVW A,SP	2	1	(A) ← (SP)	_	_	dH		F1
MOV @A,T	3	1	$(A) \leftarrow (T)$	_	_	_		82
MOVW @A,T	4	1	$(A) \leftarrow (T)$	_	_	_		83
MOVW IX,#d16	3	3	$(IX) \leftarrow d16$	_	_	_		E6
MOVW A,PS	2	1	(A) ← (PS)	_	_	dH		70
MOVW PS,A	2	1	$(PS) \leftarrow (A)$	_	_	_	++++	71
MOVW SP,#d16	3	3	(SP) ← d16	_	_	_		E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$			AL		10
SETB dir: b	4	2	(dir): $b \leftarrow 1$	_	_	_		A8 to AF
CLRB dir: b	4	2	(dir): $b \leftarrow 1$ (dir): $b \leftarrow 0$	_	_			A0 to A7
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL	_	_		42
XCHW A,T	3	1	$(AL) \leftrightarrow (TL)$ $(A) \leftrightarrow (T)$	AL	AH	dH		43
XCHW A,T	3	1	$(A) \leftrightarrow (I)$ $(A) \leftrightarrow (EP)$	~L	ΔΠ	dH		43 F7
XCHW A,IX	3	1	$(A) \leftrightarrow (EP)$ $(A) \leftrightarrow (IX)$	_	_	dH		F6
XCHW A,IX XCHW A,SP	3	1	$(A) \leftrightarrow (IA)$ $(A) \leftrightarrow (SP)$	_		dH		F5
MOVW A,PC	2	1	$(A) \leftrightarrow (SP)$ $(A) \leftarrow (PC)$	_	_	dH		F0
IVIOV VV A,FO		ı	(A) ← (FC)		_	uri		ГΟ

Notes: • During byte transfer to A, T  $\leftarrow$  A is restricted to low bytes.

<sup>•</sup> Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F<sup>2</sup>MC-8 family)

**Table 3 Arithmetic Operation Instructions (62 instructions)** 

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	_	_	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	_	_	_	++++	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	_	_	_	++++	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	_	_	_	++++	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	_	_	_	++++	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	_	_	dH	++++	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	_	_	_	++++	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	_	_	_	++++	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - d8 - C$	_	_	_	++++	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	_	_	_	++++	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	_	_	_	++++	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	_	_		++++	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	_	_	dH	++++	33
SUBC A	2	1	$(AL) \leftarrow (TL) - (AL) - C$	_	_	_	++++	32
INC Ri	4	1	(Ri) ← (Ri) + 1	_	_	_	+++-	C8 to CF
INCW EP	3	1	(EP) ← (EP) + 1	_	_	_		C3
INCW IX	3	1	$(IX) \leftarrow (IX) + 1$	_	_			C2
INCW A	3	1	$(A) \leftarrow (A) + 1$	_	_	dH	++	C0
DEC Ri	4	1	$(Ri) \leftarrow (Ri) - 1$	_	_	_	+++-	D8 to DF
DECW EP	3	1	(EP) ← (EP) – 1	_	_	_		D3
DECW IX	3	1	$(IX) \leftarrow (IX) - 1$	_	_	_		D2
DECW A	3	1	$(A) \leftarrow (A) - 1$	_	_	dH	++	D0
MULU A	19	1	$(A) \leftarrow (AL) \times (TL)$	_	_	dH		01
DIVU A	21	1	$(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00	00		11
ANDW A	3	1	$(A) \leftarrow (A) \land (T)$	_	_	dH	+ + R –	63
ORW A	3	1	$(A) \leftarrow (A) \lor (T)$	_	_	dH	+ + R -	73
XORW A	3	1	$(A) \leftarrow (A) \ \forall \ (T)$	_	_	dH	+ + R –	53
CMP A	2	1	(TL) – (AL)	_	_	_	++++	12
CMPW A	3	1	(T)-(A)	_	_	_	++++	13
RORC A	2	1	$\rightarrow C \rightarrow A -$	_	_	_	++-+	03
ROLC A	2	1	_ C ← A ←	_	_	_	++-+	02
CMP A,#d8	2	2	(A) – d8	_	_	_	++++	14
CMP A,dir	3	2	(A) – (dir)	_	_	_	++++	15
CMP A,@EP	3	1	(A) – ( (EP) )	_	_	_	++++	17
CMP A,@IX +off	4	2	(A) - ((IX) + off)	_	_	_	++++	16
CMP A,Ri	3	1	(A) – (Ri)	_	_	_	++++	18 to 1F
DAA	2	1	Decimal adjust for addition	_	_	_	++++	84
DAS	2	1	Decimal adjust for subtraction	_	_	_	++++	94
XOR A	2	1	$(A) \leftarrow (AL) \forall (TL)$	_	_	_	+ + R –	52
XOR A,#d8	2	2	(A) ← (AL) ∀ d8	_	_	_	+ + R –	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \ \forall \ (dir)$	_	_	_	+ + R –	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \ \forall \ (EP)$	_	_	_	+ + R -	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \ \forall \ ((IX) + off)$	_	_	_	+ + R -	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \ \forall \ (Ri)$	_	_	_	+ + R -	58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \land (TL)$	_	_	_	+ + R –	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \land d8$	_	_	_	+ + R –	64
AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	_	_	_	+ + R –	65
, -	_							(Continued)

(Continued)

### (Continued)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	_	_	_	+ + R –	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	+ + R -	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	_	_	+ + R -	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	+ + R -	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	+ + R -	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	+ + R -	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	_	+ + R -	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	+ + R -	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	_	+ + R -	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	_	++++	95
CMP @EP,#d8	4	2	( (ÉP) ) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) - d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	(SP) ← (ŚP) + 1	_	_	_		C1
DECW SP	3	1	(SP) ← (SP) – 1	_	_	_		D1

### **Table 4 Branch Instructions (17 instructions)**

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If $Z = 1$ then $PC \leftarrow PC + rel$	_	_	_		FD
BNZ/BNE rel	3	2	If $Z = 0$ then $PC \leftarrow PC + rel$	_	_	_		FC
BC/BLO rel	3	2	If $C = 1$ then $PC \leftarrow PC + rel$	_	_	_		F9
BNC/BHS rel	3	2	If $C = 0$ then $PC \leftarrow PC + rel$	_	_	_		F8
BN rel	3	2	If N = 1 then PC $\leftarrow$ PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC $\leftarrow$ PC + rel	_	_	_		FA
BLT rel	3	2	If $V \forall N = 1$ then $PC \leftarrow PC + rel$	_	_	_		FF
BGE rel	3	2	If $V \forall N = 0$ then $PC \leftarrow PC + rel$	_	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then $PC \leftarrow PC + rel$	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC $\leftarrow$ PC + rel	_	_	_	-+	B8 to BF
JMP @A	2	1	$(PC) \leftarrow (A)$	_	_	_		E0
JMP ext	3	3	(PC) ← ext	_	_	_		21
CALLV #vct	6	1	Vector call	_	_	_		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A),(A) \leftarrow (PC) + 1$	_	_	dΗ		F4
RET	4	1	Return from subrountine	_	_	_		20
RETI	6	1	Return form interrupt	_	_	_	Restore	30

### **Table 5 Other Instructions (9 instructions)**

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		_	_	dH		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1		_	_	_		90

### **■ INSTRUCTION MAP**

		KUCI		VIAP												
F	MOVW A,PC	MOVW A,SP	MOVW A,IX	MOVW A,EP	XCHW A,PC	XCHW A,SP	XCHW A,IX	XCHW A,EP	BNC	BC rel	BP rel	BN	BNZ rel	BZ rel	BGE rel	BLT rel
Е	JMP @A	MOVW SP,A	MOVW IX,A	MOVW EP,A	MOVW A,#d16	MOVW SP,#d16	MOVW IX,#d16	MOVW EP,#d16	CALLV #0	CALLV #1	CALLV #2	CALLV #3	CALLV #4	CALLV #5	CALLV #6	CALLV #7
D	DECW A	DECW	DECW	DECW	MOVW ext,A	MOVW dir,A	MOVW XI@ +d,b+	MOVW @EP,A	DEC R0	DEC R1	DEC R2	DEC R3	DEC R4	DEC R5	DEC R6	DEC R7
C	INCW A	INCW SP	INCW IX	INCW EP	MOVW A,ext	MOVW A,dir	MOVW A,@IX +d	MOVW A,@EP	INC R0	NC R1	INC R2	INC R3	INC R4	INC R5	INC R6	INC R7
В	BBC dir: 0,rel	BBC dir: 1,rel	BBC dir: 2,rel	BBC dir: 3,rel	BBC dir: 4,rel	BBC dir: 5,rel	BBC dir: 6,rel	BBC dir: 7,rel	BBS dir: 0,rel	BBS dir: 1,rel	BBS dir: 2,rel	BBS dir: 3,rel	BBS dir: 4,rel	BBS dir: 5,rel	BBS dir: 6,rel	BBS dir: 7,rel
A	CLRB dir: 0	CLRB dir: 1	CLRB dir: 2	CLRB dir: 3	CLRB dir: 4	CLRB dir: 5	CLRB dir: 6	CLRB dir: 7	SETB dir: 0	SETB dir: 1	SETB dir: 2	SETB dir: 3	SETB dir: 4	SETB dir: 5	SETB dir: 6	SETB dir: 7
9	SETI	SETC	MOV A,@A	MOVW A,@A	DAS	CMP dir,#d8	CMP @IX +d,#d8	CMP @EP,#d8	CMP R0,#d8	CMP R1,#d8	CMP R2,#d8	CMP R3,#d8	CMP R4,#d8	CMP R5,#d8	CMP R6,#d8	CMP R7,#d8
8	CLRI	CLRC	MOV @A,T	MOWW @A,T	DAA	MOV dir,#d8	MOV @IX +d,#d8	MOV @EP,#d8	MOV R0,#d8	MOV R1,#d8	MOV R2,#d8	MOV R3,#d8	MOV R4,#d8	MOV R5,#d8	MOV R6,#d8	MOV R7,#d8
7	MOVW A,PS	MOVW PS,A	OR A	ORW A	OR A,#d8	OR A,dir	OR A,@IX +d	OR A,@EP	OR A,R0	OR A,R1	OR A,R2	OR A,R3	OR A,R4	OR A,R5	OR A,R6	OR A,R7
9	MOV A,ext	MOV ext,A	AND	ANDW	AND A,#d8	AND A,dir	AND A,@IX +d	AND A,@EP	AND A,R0	AND A,R1	AND A,R2	AND A,R3	AND A,R4	AND A,R5	AND A,R6	AND A,R7
5	POPW A	MdOd XI	XOR A	XORW A	XOR A,#d8	XOR A,dir	XOR @A,IX +d	XOR A,@EP	XOR A,R0	XOR A,R1	XOR A,R2	XOR A,R3	XOR A,R4	XOR A,R5	XOR A,R6	XOR A,R7
4	PUSHW A	PUSHW IX	XCH A, T	XCHW A, T		MOV dir,A	MOV @IX +d,A	MOV @EP,A	MOV R0,A	MOV R1,A	MOV R2,A	MOV R3,A	MOV R4,A	MOV R5,A	MOV R6,A	MOV R7,A
3	RETI	CALL addr16	SUBC	SUBCW	SUBC A,#d8	SUBC A,dir	SUBC A,@IX +d	SUBC A,@EP	SUBC A,R0	SUBC A,R1	SUBC A,R2	SUBC A,R3	SUBC A,R4	SUBC A,R5	SUBC A,R6	SUBC A,R7
2	RET	JMP addr16	ADDC A	ADDCW A	ADDC A,#d8	ADDC A,dir	ADDC A,@IX +d	ADDC A,@EP	ADDC A,R0	ADDC A,R1	ADDC A,R2	ADDC A,R3	ADDC A,R4	ADDC A,R5	ADDC A,R6	ADDC A,R7
1	SWAP	DIVU	CMP	CMPW	CMP A,#d8	CMP A,dir	CMP A,@IX +d	CMP A,@EP	CMP A,R0	CMP A,R1	CMP A,R2	CMP A,R3	CMP A,R4	CMP A,R5	CMP A,R6	CMP A,R7
0	NOP	MULU A	ROLC A	RORC A	MOV A,#d8	MOV A,dir	MOV A,@IX +d	MOV A,@EP	MOV A,R0	MOV A,R1	MOV A,R2	MOV A,R3	MOV A,R4	MOV A,R5	MOV A,R6	MOV A,R7
≖/.	0	-	7	ო	4	rc.	9	7	<b>∞</b>	6	∢	m	၁	۵	ш	н


### **■ MASK OPTIONS**


	Part number	MB89475	MB89P475	MB89PV470
No.	Specifying procedure	Specify when ordering masking	Setting not possible	Setting not possible
1	Selection of clock mode  • Single clock mode  • Dual clock mode	Selectable	101/102: Single clock 201/202: Dual clock	101: Single clock 201: Dual clock
2	Selection of OTPROM content protection feature  No protection feature  With protection feature		101/201: No protection 102/202: with protection	
3	Selection of oscillation stabilization time (OSC)  • The initial value of the oscillation stabilization time for the main clock can be set by selecting the values of the WTM1 and WTM0 bits on the right.	Selectable OSC 1 : 2 <sup>14</sup> /FcH 2 : 2 <sup>17</sup> /FcH 3 : 2 <sup>18</sup> /FcH	Fixed to oscillation stabilization time of 2 <sup>18</sup> /F <sub>CH</sub>	Fixed to oscillation stabilization time of 218/FcH
4	Selection of power-on stabilization time  • Nil  • 2 <sup>17</sup> /F <sub>CH</sub>	Selectable	Fixed to power-on stabilization time of 2 <sup>17</sup> /F <sub>CH</sub>	Fixed to nil


### ■ ORDERING INFORMATION


Part number	Package	Remarks
MB89475PFV MB89P475PFV-101 MB89P475PFV-102 MB89P475PFV-201 MB89P475PFV-202	48-pin Plastic QFP (FPT-48P-M05)	101: Single clock, without content protection 102: Single clock, with content protection 201: Dual clock, without content protection 202: Dual clock, with content protection
MB89475P-SH MB89P475P-SH-101 MB89P475P-SH-102 MB89P475P-SH-201 MB89P475P-SH-202	48-pin Plastic SH-DIP (DIP-48P-M01)	
MB89PV470CF-101 MB89PV470CF-201	48-pin Ceramic MQFP (MQP-48C-P01)	

### **■ PACKAGE DIMENSIONS**









## **FUJITSU LIMITED**

For further information please contact:

#### Japan

FUJITSU LIMITED

Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division

3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center

Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.