## 8-bit Proprietary Microcontroller

## CMOS

## F²MC-8L MB89470 Series

## MB89475/P475/PV470

## DESCRIPTION

The MB89470 series has been developed as a general-purpose version of the $\mathrm{F}^{2} \mathrm{MC}^{*}-8 \mathrm{~L}$ family consisting of proprietary 8 -bit, single-chip microcontrollers.

In addition to a compact instruction set, the microcontroller contains a variety of peripheral functions such as 21-bit time-base timer, watch prescaler, PWC timer, PWM timer, 8/16-bit timer/counter, external interrupt 1 (edge), external interrupt 2 (level), 10-bit A/D converter, UART/SIO, buzzer, watchdog timer reset.

The MB89470 series is designed suitable for home appliance as well as in a wide range of applications for consumer product.
*: F²MC stands for FUJITSU Flexible Microcontroller.

## - FEATURES

- Package used

QFP package and SH-DIP package for MB89P475, MB89475
MQFP package for MB89PV470

- High-speed operating capability at low voltage
- Minimum execution time: $0.32 \mu \mathrm{~s} / 12.5 \mathrm{MHz}$


## PACKAGE

| 48-pin Plastic SH-DIP | 48-pin Plastic QFP | 48-pin Ceramic MQFP |
| :--- | :--- | :--- |
| (DIP-48P-M01) | (FPT-48P-M05) |  |
| (MQP-48C-P01) |  |  |

## MB89470 Series

## (Continued)

- $\mathrm{F}^{2} \mathrm{MC}-8 \mathrm{~L}$ family CPU core
Instruction set optimized for controllers $\left\{\begin{array}{l}\text { Multiplication and division instructions } \\ \text { 16-bit arithmetic operations } \\ \text { Test and branch instructions } \\ \text { Bit manipulation instructions, etc. }\end{array}\right.$
- Six timers

PWC timer (also usable as a interval timer)
PWM timer
8/16-bit timer/counter x 2
21-bit timebase timer
Watch prescaler

- Buzzer

7 frequency types are selectable by software

- External interrupts

Edge detection (Selectable edge) : 4 channels
Low-level interrupt (Wake-up function) : 5 channels

- A/D converter (8 channels)

10-bit successive approximation type

- UART/SIO

Synchronous/asynchronous data transfer capable

- Low-power consumption modes

Stop mode (Oscillation stops to minimize the current consumption.)
Sleep mode (The CPU stops to reduce the current consumption to approx. $1 / 3$ of normal.)
Subclock mode (for dual clock product)
Watch mode (for dual clock product)

- Watch dog timer reset
- I/O ports: max. 39 channels


## PRODUCT LINEUP

| Part number <br> Parameter | MB89475 | MB89P475 | MB89PV470 |
| :---: | :---: | :---: | :---: |
| Classification | Mass production products (mask ROM product) | OTP (read protection) | Piggy-back |
| ROM size | 16K x 8-bit (internal ROM) | 16K x 8-bit (internal PROM, can be written to by FLASH programmer) | $32 \mathrm{~K} \times 8$-bit (external ROM) |
| RAM size | $512 \times 8$ bits |  | $1 \mathrm{~K} \times 8$ bits |
| CPU functions | Number of instructions: $: 136$ <br> Instruction bit length: $: 8$ bits <br> Instruction length: $: 1$ to 3 bytes <br> Data bit length: $: 1,8,16$ bits <br> Minimum execution time: $: 0.32 \mu \mathrm{~s} / 12.5 \mathrm{MHz}$ <br> Minimum interrupt processing time: $: 2.88 \mu \mathrm{~s} / 12.5 \mathrm{MHz}$ |  |  |
| Ports | Output-only ports (N-channel open drain) $: 7$ pins <br> Input-only ports $: 3$ pins (1 pin in product with dual <br>  $\quad$ clock) <br> I/O ports (CMOS) $: 29$ pins <br> Total $: 39$ pins |  |  |
| 21-Bit Time-base timer | Interrupt period ( $0.82 \mathrm{~ms}, 3.3 \mathrm{~ms}, 26.2 \mathrm{~ms}, 419.4 \mathrm{~ms}$ ) at 10 MHz Interrupt period ( $0.66 \mathrm{~ms}, 2.6 \mathrm{~ms}, 21.0 \mathrm{~ms}, 335.5 \mathrm{~ms}$ ) at 12.5 MHz |  |  |
| Watchdog timer | Reset period ( 209.7 ms to 419.4 ms ) at 10 MHzReset period ( 167.8 ms to 335.5 ms ) at 12.5 MHz |  |  |
| Pulse width count timer | 2 channels <br> 8-bit one-shot timer operation (supports underflow output, operating clock period: 1, 4, 32 tinst, external) <br> 8 -bit reload timer operation (supports square wave output, operating clock period: 1, 4, 32 tinst, external) <br> 8-bit pulse width measurement operation (supports continuous measurement, H width, L width, rising edge to rising edge, falling edge to falling edge measurement and both edge measurement) |  |  |
| PWM timer | 8-bit reload timer operation (supports square wave output, operating clock period: 1, 4, 32 tinst, external) <br> 8-bit resolution PWM operation |  |  |
| 8/16-Bit timer/counter $1,2$ | Can be operated either as a 2-channel 8-bit timer/counter (Timer 1 and Timer 2, each with its own independent operating clock cycle), or as one 16-bit timer/counter In Timer 1 or 16-bit timer/counter operation, event counter operation (external clock-triggered) and square wave output capable |  |  |
| 8/16-Bit timer/counter $3,4$ | Can be operated either as a 2-channel 8-bit timer/counter (Timer 3 and Timer 4, each with its own independent operating clock cycle), or as one 16-bit timer/counter In Timer 3 or 16-bit timer/counter operation, event counter operation (external clock-triggered) and square wave output capable |  |  |
| External interrupt | 4 independent channels (selectable edge, interrupt vector, request flag) 5 channels (low level interrupt) |  |  |
| A/D converter | 10-bit resolution $\times 8$ channels A/D conversion function (conversion time: 60 tinst ) Supports repeated activation by internal clock. |  |  |
| UART/SIO | Synchronous/asynchronous data transfer capable (Max. baud rate: 78.125 Kbps at 10 MHz ) ( 7 and 8 bits with parity bit ; 8 and 9 bits without parity bit) |  |  |

(Continued)
(Continued)

| Part number <br> Parameter | MB89475 | MB89P475 | MB89PV470 |
| :---: | :---: | :---: | :---: |
| Buzzer output | 7 frequency types ( $\mathrm{Fch}_{\mathrm{ch}} / 2^{12}, \mathrm{~F}_{\mathrm{CH}} / 2^{11}, \mathrm{~F}_{\mathrm{CH}} / 2^{10}, \mathrm{~F}_{\mathrm{ch}} / 2^{9}, \mathrm{FcL}_{\mathrm{CL}} / 2^{5}, \mathrm{FcL}^{2} / 2^{4}, \mathrm{~F}_{\mathrm{CL}} / 2^{3}$, ) are selectable by software. |  |  |
| Standby mode | Sleep mode, stop mode, subclock mode(dual clock product) and watch mode(dual clock product) |  |  |
| Process | CMOS |  |  |
| Operating Voltage | $2.2 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | $3.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | 2.7V ~ 5.5V |

## PACKAGE AND CORRESPONDING PRODUCTS

| Device | MB89475 | MB89P475 | MB89PV470 |
| :---: | :---: | :---: | :---: |
| Package | O | O | X |
| DIP-48P-M01 | O | O | X |
| FPT-48P-M05 | X | X | O |
| MQP-48C-P01 |  |  |  |

O: Availabe
X : Not available

## DIFFERENCES AMONG PRODUCTS

## 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- The stack area, etc., is set at the upper limit of the RAM.


## 2. Current Consumption

- For the MB89PV470, add the current consumed by the EPROM mounted in the piggy-back socket.
- When operating at low speed, the current consumed by the one-time PROM product is greater than that for the mask ROM product. However, the current consumption are roughly the same in sleep or stop mode.
- For more information, see "■ Electrical Characteristics."


## 3. Oscillation stabilization time after power-on reset

- For MB89PV470, there is no power-on stabilization time after power-on reset
- For MB89P475, there is power-on stabilization time after power-on reset
- For MB89475, the power-on stabilization time can be select.
- For more information, refer to "■ Mask Option".


## PIN ASSIGNMENT


(DIP-48P-M01)

Note : For pin no. 2, connect this pin to an external $0.1 \mu \mathrm{~F}$ capacitor to ground (for MB89P475 only). For MB89PV470 and MB89475, this pin should be left unconnected.

* High current drive type

(TOP VIEW)

*1: Package upper-side pin assignment ( MB89PV470 only)

| Pin No. | Pin Symbol | Pin No. | Pin Symbol | Pin No. | Pin Symbol | Pin No. | Pin Symbol |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 49 | Vpp | 57 | N.C. | 65 | O4 | 73 | $\overline{\text { OE }}$ |
| 50 | A12 | 58 | A2 | 66 | O5 | 74 | N.C. |
| 51 | A7 | 59 | A1 | 67 | O6 | 75 | A11 |
| 52 | A6 | 60 | A0 | 68 | O7 | 76 | A9 |
| 53 | A5 | 61 | O1 | 69 | O8 | 77 | A8 |
| 54 | A4 | 62 | O2 | 70 | $\overline{\text { CE }}$ | 78 | A13 |
| 55 | A3 | 63 | O3 | 71 | A10 | 79 | A14 |
| 56 | N.C. | 64 | Vss | 72 | N.C. | 80 | Vcc |

N.C.: As connected internally, do not use.

Note : Pin no. 20 should be left unconnected.

* High current drive type


## PIN DESCRIPTION

| Pin no. |  | I/O <br> Qin name | circuit | Function |
| :---: | :---: | :---: | :---: | :--- |

(Continued)
(Continued)

| Pin no. |  | Pin name | I/O circuit | Function |
| :---: | :---: | :---: | :---: | :---: |
| QFP/MQFP*2 | SDIP*1 |  |  |  |
| 4 | 34 | P30/BUZ | G | N -channel open-drain output. <br> The pin is shared with buzzer output. |
| 3-1, 48-46 | 33-28 | P31-P36 | G | N-channel open-drain output. |
| 21 | 4 | P40/X0A | H | General-purpose input port. (single clock system) |
|  |  |  | A | Connection pins for a crystal or other oscillator. (dual clock system) An external clock can be connected to X0A. In this case, leave X1A open. |
| 22 | 3 | P41/X1A | H | General-purpose input port. (single clock system) |
|  |  |  | A | Connection pins for a crystal or other oscillator. (dual clock system) An external clock can be connected to X0A. In this case, leave X1A open. |
| 15 | 45 | P42 | H | General-purpose input port. |
| 45-41 | 27-23 | $\begin{aligned} & \text { P50/INT20 }- \\ & \text { P54/INT24 } \end{aligned}$ | E | General-purpose I/O port. <br> A hysteresis input for $\overline{\mathrm{INT} 20} \sim \overline{\mathrm{NT} 24}$. <br> The pin is shared with an external interrupt 2 input. |
| 20 | 2 | C | - | Capacitor connection pin *3 |
| 7 | 37 | Vcc | - | Power supply pin (+5V). |
| 19 | 1 | Vss | - | Power supply pin (GND). |
| 40 | 22 | AVcc | - | A/D converter power supply pin. |
| 39 | 21 | AVss | - | A/D converter power supply pin. Use at the same voltage level as Vss. |
| *3: When MB89475 or MB89PV470 is used, this pin will become a N.C. pin without internal connection. When MB89P475 is used, connect this pin to an external 0.1 uF capacitor to ground. |  |  |  | used, this pin will become a N.C. pin without internal connection. this pin to an external 0.1 uF capacitor to ground. |

## MB89470 Series

- External EPROM Socket (MB89PV470 only)

| Pin Number | Pin | I/O | Function |
| :---: | :---: | :---: | :---: |
| MQFP*1 | Name |  |  |
| 49 | $\mathrm{V}_{\mathrm{pp}}$ | O | "H" level output pin |
| 50 | A12 |  |  |
| 51 | A7 |  |  |
| 52 | A6 |  |  |
| 53 | A5 |  |  |
| 54 | A4 | 0 | Address output pins. |
| 55 | A3 |  |  |
| 58 | A2 |  |  |
| 59 | A1 |  |  |
| 60 | A0 |  |  |
| 61 | O1 |  |  |
| 62 | O2 | 1 | Data input pins. |
| 63 | O3 |  |  |
| 64 | Vss | 0 | Power supply pin (GND). |
| 65 | O4 |  |  |
| 66 | O5 |  |  |
| 67 | O6 | 1 | Data input pins. |
| 68 | O7 |  |  |
| 69 | O8 |  |  |
| 70 | $\overline{\mathrm{CE}}$ | 0 | Chip enable pin for the ROM. Outputs "H" in standby mode. |
| 71 | A10 | O | Address output pin. |
| 72 | $\overline{\mathrm{OE}}$ | 0 | Output enable pin for the ROM. Always outputs "L". |
| 75 | A11 |  |  |
| 76 | A9 |  |  |
| 77 | A8 | 0 | Address output pins. |
| 78 | A13 |  |  |
| 79 | A14 |  |  |
| 80 | Vcc | 0 | Power supply pin for the EPROM. |
| 56 |  |  |  |
| 57 | N.C. | - | Internally connected pins. Always leave open. |
| $\begin{aligned} & 72 \\ & 74 \end{aligned}$ |  |  |  |

## MB89470 Series

## - I/O CIRCUIT TYPE

| Circuit Class | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | - Main and sub-clock circuits |
| B |  | - Hysteresis input <br> - The pull-down resistor is approx. $50 \mathrm{k} \Omega$. (No pull-down resistor in MB89P475) |
| C |  | - The pull-up resistance (Pchannel) is approx. $50 \mathrm{k} \Omega$. <br> - Hysteresis input |
| D |  | - CMOS output <br> - CMOS input <br> - Selectable pull-up resistor Approx. $50 \mathrm{k} \Omega$ |
| E |  | - CMOS output <br> - CMOS input <br> - Selectable pull-up resistor Approx. $50 \mathrm{k} \Omega$ |

(Continued)

## MB89470 Series

(Continued)

| F |  | - CMOS output <br> - CMOS input <br> - Selectable pull-up resistor Approx. $50 \mathrm{k} \Omega$ |
| :---: | :---: | :---: |
| G |  | - N -channel open-drain output <br> - Selectable pull-up resistor Approx. $50 \mathrm{k} \Omega$ |
| H | $\square \longrightarrow$ - port | - CMOS input |

## HANDLING DEVICES

## 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than $\mathrm{V}_{\mathrm{cc}}$ or lower than $\mathrm{V}_{\mathrm{ss}}$ is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in "■ Electrical Characteristics" is applied between Vcc and Vss.
When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.
Also, take care to prevent the analog power supply ( $\mathrm{A} \mathrm{V}_{\mathrm{cc}}$ ) and analog input from exceeding the digital power supply ( Vcc ) when the analog system power supply is turned on and off.

## 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

## 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be $A V_{c c}=V_{c c}$ and $A V_{s s}=V_{s s}$ even if the $A / D$ and $D / A$ converters are not in use.

## 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

## 5. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V cc ripple fluctuations ( P -P value) will be less than $10 \%$ of the standard Vcc value at the commercial frequency ( 50 to 60 Hz ) and the transient fluctuation rate will be less than $0.1 \mathrm{~V} / \mathrm{ms}$ at the time of a momentary fluctuation such as when power is switched.

## 6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

## PROGRAMMING OTPROM IN MB89P475 WITH SERIAL PROGRAMMER

## 1. Programming the OTPROM with serial programmer

- All OTP products can be programmed with serial programmer


## 2. Programming the OTPROM

- To program the OTPROM using EPROM programmer AF200 (manufacturer: Yokogawa Digital Computer Corp.).

Inquiry : Yokogawa Digital Computer Corp. : TEL (81)-42-333-6224

- To program the OTPROM using FUJITSU MCU programmer MB91919-001. Inquiry : Fujitsu Microelectronics Asia Pte Ltd. : TEL (65)-2810770
FAX (65)-2810220


## 3. Programming Adaptor for OTPROM

- To program the OTPROM using EPROM programmer AF200, use the programming adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

| Package | Compatible socker adaptor |
| :---: | :---: |
| DIP-48P-M01 | $\mathrm{N} / \mathrm{A}$ |
| FPT-48P-M05 | T.B.D. |

Inquiry : Sun Hayato Co., Ltd: TEL (81)-3-3986-0403
FAX (81)-3-5396-9106

- To program the OTPROM using FUJITSU MCU programmer MB91919-001, use the programming adapter listed below.

| Package | Compatible socker adaptor |
| :---: | :---: |
| DIP-48P-M01 | T.B.D. |
| FPT-48P-M05 | T.B.D. |

Inquiry : Fujitsu Microelectronics Asia Pte Ltd. : TEL (65)-2810770
FAX (65)-2810220

## 4. OTPROM Content Protection

For product with OTPROM content protection feature (MB89P475-102, MB89P475-202), OTPROM content can be read using serial programmer if the OTPROM content protection mechanism is not activated.

One predefined area of the OTPROM (FFFCн) is assigned to be used for preventing the read access of OTPROM content. If the protection code " 00 H " is written in this address (FFFCH), the OTPROM content cannot be read by any serial programmer.
Note: The program written into the OTPROM cannot be verified once the OTPROM protection code is written ("ООн" in FFFCн). It is advised to write the OTPROM protection code at last.

## 5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature.
For this reason, a programming yield of $100 \%$ cannot be assured at all times.

## - PROGRAMMING OTPROM IN MB89P475 WITH GENERAL PURPOSE EPROM PROGRAMMER

## 1. Programming OTPROM with general purpose EPROM programmmer

- Only products without protection feature (i.e. MB89P475-101 and MB89P475-201) can be programmed with general purpose EPROM programmer. Product with protection feature (i.e. MB89P475-102 and MB89P475202) cannot be programmed with general purpose programmer.


## 2. ROM Writer Adapters and Recommended ROM Writers

- The following shows ROM writer adapters and recommended ROM writers.

| Package name | Applicable adapter model | Recommended writer maker and writer |
| :---: | :---: | :---: |
|  | San Hayato Co., Ltd. | Minato electronics Co., Ltd. |
|  |  | MODEL1890A |
| DIP-64P-M01 | N/A | N/A |
| FPT-48P-M05 | T.B.D | Under evaluation |

- Contact information

Sun Hayato Co., Ltd.: Phone 03-3986-0403
Minato electronics Co., Ltd.: Phone 045-591-5611

## 3. Writing data to the EPROM

(1) Set the EPROM writer for the CU50-OTP (device code: cdB6DC).
(2) Load the program data to the EPROM writer.
(3) Write data using the EPROM writer.

## 4. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of $100 \%$ cannot be assured at all times.

## MB89470 Series

## PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

## 1. EPROM for Use

MBM27C256A-20TVM

## 2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

| Package | Adapter socket part number |
| :---: | :---: |
| LCC-32 (Square) | ROM-32LC-28DP-S |

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3986-0403

## 3. Memory Space

Memory space in each mode is diagrammed below.


## 4. Programming to the EPROM

(1) Set the EPROM programmer to the MBM27C256.
(2) Load program data into the EPROM programmer at 0000 н to 7 FFFн.
(3) Program to 0000 н to 7 FFFH with the EPROM programmer.

## MB89470 Series

## Block Diagram



## MB89470 Series

## CPU CORE

## 1. Memory Space

The microcontrollers of the MB89470 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89470 series is structured as illustrated below.

## Memory Space

MB89475


MB89P475


MB89PV470


Vector table (reset, interrupt, vector call instruction)

## 2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions
Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8 -bit data processing instruction, the lower byte is used.

Temporary accumulator ( T ): A 16-bit register which performs arithmetic operations with the accumulator. When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit register for index modification
Extra pointer (EP): A 16-bit pointer for indicating a memory address
Stack pointer (SP): A 16-bit register for indicating a stack area
Program status (PS): A 16-bit register for storing a register pointer, a condition code


The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)

## Structure of the Program Status Register



## MB89470 Series

The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

## Rule for Conversion of Actual Addresses of the General-purpose Register Area

|  |  |  |  |  |  |  |  |  |  |  |  |  |  | R |  |  |  |  | ower | OP | codes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | "0" "0 |  | "0" | "0" |  |  | "0" | "0 |  | "1" | R | R4 | R3 | R | 2 | R1 | R0 |  | b2 | b1 | b0 |
|  | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ |  | $\downarrow$ | $\downarrow$ | $\downarrow$ |  | $\downarrow$ |  | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ |  | $\downarrow$ | $\downarrow$ | $\downarrow$ |
| Generated addresses | A15 A | 14 A | A13 | A12 | A | 11 | A10 | A9 |  | A8 |  | 7 | A6 | A | 5 | A4 | A3 |  | A2 | A1 | A0 |

The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is allowed when this flag is set to 1 . Interrupt is prohibited when the flag is set to 0 . Set to 0 when reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | ILO | Interrupt level | High-low |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | High |
| 0 | 1 |  |  |
| 1 | 0 | 2 |  |
| 1 | 1 | 3 | Low = no interrupt |

N -flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0 .
Z-flag: Set when an arithmetic operation results in 0 . Cleared otherwise.
V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

## MB89470 Series

The following general-purpose registers are provided:
General-purpose registers: An 8-bit resister for storing data
The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 32 banks can be used on the MB89470 series. The bank currently in use is indicated by the register bank pointer (RP).

## Register Bank Configuration



## MB89470 Series

## - I/O MAP

| Address | Register name | Register Description | Read/Write | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| 00H | PDR0 | Port 0 data register | R/W | ХХХХХХХХв |
| 01H | DDR0 | Port 0 data direction register | W* | 00000000в |
| 02н | PDR1 | Port 1 data register | R/W | ХХХХХХХХв |
| 03н | DDR1 | Port 1 data direction register | W* | 00000000в |
| 04- | PDR2 | Port 2 data register | R/W | 00000000в |
| 05H |  | (Reserved) |  |  |
| 06\% | DDR2 | Port 2 data direction register | R/W | 00000000в |
| 07H | SYCC | System clock control register | R/W | -XXMМ-00в |
| 08H | STBC | Standby control register | R/W | 0001 ХХХХв |
| 09н | WDTC | Watchdog timer control register | W* | $0--$ ХХХХв |
| ОАн | TBTC | Timebase timer control register | R/W | 00---000в |
| ОВн | WPCR | Watch prescaler control register | R/W | 00--0000в |
| ОСН | PDR3 | Port 3 data register | R/W | -1111111в |
| 0Dн | PDR4 | Port 4 data register | R | -----ХХХв |
| ОЕн | RSFR | Reset flag register | R | XXXX----в |
| OFH | BUZR | Buzzer register | R/W | -----000в |
| 10H | PDR5 | Port 5 data register | R/W | ---ХХХХХв |
| 11H | DDR5 | Port 5 data direction register | R/W | ---00000в |
| 12н to 13H | (Reserved) |  |  |  |
| 14H | T4CR | Timer 4 control register | R/W | 000000X0в |
| 15H | T3CR | Timer 3 control register | R/W | 000000ХОв |
| 16H | T4DR | Timer 4 data register | R/W | ХХХХХХХХв |
| 17H | T3DR | Timer 3 data register | R/W | ХХХХХХХХв |
| 18H | T2CR | Timer 2 control register | R/W | 000000X0в |
| 19H | T1CR | Timer 1 control register | R/W | 000000ХОв |
| 1 AH | T2DR | Timer 2 data register | R/W | XXXXXXXХв |
| 1Bн | T1DR | Timer 1 data register | R/W | ХХХХХХХХв |
| 1 CH to 1FH | (Reserved) |  |  |  |
| 20 H | ADC1 | A/D control register 1 | R/W | -00000X0в |
| 21H | ADC2 | A/D control register 2 | R/W | -0000001в |
| 22H | ADDH | A/D data register (Upper byte) | R | ------ХХв |
| 23H | ADDL | A/D data register (Lower byte) | R | ХХХХХХХХв |
| 24H | ADER | A/D input enable register | R/W | 11111111в |
| 25 H | (Reserved) |  |  |  |
| 26H | SMC11 | UART/SIO serial mode control register 11 | R/W | 00000000в |
| 27H | SMC12 | UART/SIO serial mode control register 12 | R/W | 00000000в |
| 28H | SSD1 | UART/SIO serial status and data register 1 | R | 00001---в |
| 29H | SIDR1/SODR1 | UART/SIO serial data register 1 | R/W * | ХХХХХХХХВ |
| 2 Ан | SRC1 | UART/SIO serial rate control register 1 | R/W | XXXXXXXХв |

(Continued)

## (Continued)

| Address | Register name | Register Description | Read/Write | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| 2Вн | SMC21 | UART serial mode control register 21 | R/W | 00000000в |
| 2Сн | SMC22 | UART serial mode control register 22 | R/W | 00000000в |
| 2Dн | SSD2 | UART serial status and data register 2 | R | 00001---в |
| 2Ен | SIDR2/SODR2 | UART serial data register 2 | R/W * | XXXXXXXХв |
| 2FH | SRC2 | UART serial rate control register 2 | R/W | ХХХХХХХХв |
| 30н | EIC1 | External interrupt 1 control register 1 | R/W | 00000000в |
| 31н | EIC2 | External interrupt 1 control register 2 | R/W | 00000000в |
| 32н | EIE2 | External interrupt 2 enable register | R/W | ---00000в |
| 33- | EIF2 | External interrupt 2 flag register | R/W | -------0в |
| 34 | PCR1 | PWC control register 1 | R/W | 0-0--000в |
| 35 | PCR2 | PWC control register 2 | R/W | 00000000в |
| 36 | PLBR | PWC reload buffer register | R/W | ХХХХХХХХв |
| 37 ${ }^{\text {H}}$ | (Reserved) |  |  |  |
| 38\% | CNTR | PWM timer control register | R/W | 0-00000000в |
| 39н | COMR | PWM timer compare register | W* | ХХХХХХХХв |
| 3Ан to 6F\% | (Reserved) |  |  |  |
| 70н | PURC0 | Port 0 pull up resistor control register | R/W | 11111111в |
| 71н | PURC1 | Port 1 pull up resistor control register | R/W | 11111111в |
| 72н | PURC2 | Port 2 pull up resistor control register | R/W | 11111111в |
| 73н | PURC3 | Port 3 pull up resistor control register | R/W | -1111111в |
| 74 | (Reserved) |  |  |  |
| 75 | PURC5 | Port 5 pull up resistor control register | R/W | ---1111в |
| 76 to 7Ан | (Reserved) |  |  |  |
| 7Вн | ILR1 | Interrupt level setting register 1 | W* | 11111111в |
| 7Сн | ILR2 | Interrupt level setting register 2 | W* | 11111111в |
| 7D | ILR3 | Interrupt level setting register 3 | W* | 11111111в |
| 7Ен | ILR4 | Interrupt level setting register 4 | W* | 11111111в |
| 7FH | (Reserved) |  |  |  |

* Bit manipulation instruction cannot be used.


## - Read/write access symbols

R/W : Readable and writable
R : Read-only
W: Write-only

## - Initial value symbols

0 : The initial value of this bit is " 0 ".
1: The initial value of this bit is " 1 ".
X : The initial value of this bit is undefined.

- : Unused bit.

M : The initial value of this bit is determined by mask option.

## MB89470 Series

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

| $\left(\mathrm{AV}\right.$ ss $\left.=\mathrm{V}_{\text {ss }}=0.0 \mathrm{~V}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Value |  | Unit | Remarks |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc AVcc | Vss-0.3 | Vss +6.0 | V | AVcc must not exceed $\mathrm{V}_{\text {cc }}$ |
| Input voltage | V | Vss-0.3 | $\mathrm{Vcc}+0.3$ | V |  |
| Output voltage | Vo | Vss-0.3 | $\mathrm{Vcc}+0.3$ | V |  |
| "L" level maximum output current | lo | - | 15 | mA |  |
| "L" level average output current | lolav | - | 4 | mA | Average value (operating current $\times$ operating rate) |
| "L" level total maximum output current | SloL | - | 100 | mA |  |
| "L" level total average output current | Elobav | - | 40 | mA | Average value (operating current $\times$ operating rate) |
| "H" level maximum output current | Іон | - | -15 | mA |  |
| "H" level average output current | lohav | - | -4 | mA | Average value (operating current $\times$ operating rate) |
| " H " level total maximum output current | ऽ ${ }_{\text {lo }}$ | - | -50 | mA |  |
| " H " level total average output current | $\sum$ lohav | - | -20 | mA | Average value (operating current $\times$ operating rate) |
| Power consumption | Po | - | 300 | mW |  |
| Operating temperature | $\mathrm{T}_{\text {A }}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 2. Recommended Operating Conditions

$$
\left(\mathrm{AV} \mathrm{ss}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}\right)
$$

| Parameter | Symbol | Value |  | Unit | Remarks |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |  |
| Power supply voltage | Vcc AVcc | 2.2* | 5.5 | V | Operation assurance range | MB89475 |
|  |  | 3.5* | 5.5 | V | Operation assurance range | MB89P475 |
|  |  | 2.7* | 5.5 | V | Operation assurance range | MB89PV470 |
|  |  | 1.5 | 5.5 | V | Retains the RAM state in stop mode |  |
| Operating temperature | $\mathrm{T}_{\text {A }}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |  |

*: These values depend on the operating conditions and the analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics."


Figure 1 Operating Voltage vs. Main Clock Operating Frequency
Figure 1 indicate the operating frequency of the external oscillator at an instruction cycle of $4 / \mathrm{Fc}$.
Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

## MB89470 Series

## 3. DC Characteristics

$\left(\mathrm{AV} \mathrm{Cc}=\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| "H" level input voltage | VIH | $\begin{aligned} & \text { P00 ~ P07, } \\ & \text { P10 ~ P17, } \\ & \text { P20 ~ P27, } \\ & \text { P40 ~ P42, } \\ & \text { P50 ~ P54, } \end{aligned}$ | - | 0.7 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | Viнs | $\begin{aligned} & \overline{\text { RST, MODE, EC1, }} \\ & \text { EC2, SCK1, SI1, } \\ & \text { SCK2, SI2, PWC, } \\ & \text { INT10 } \sim \text { INT13, } \overline{\text { INT20 }} \\ & \sim \text { INT24 } \end{aligned}$ | - | 0.8 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
| "L" level input voltage | VIL | $\begin{aligned} & \text { P00 ~ P07, } \\ & \text { P10 ~ P17, } \\ & \text { P20 ~ P27, } \\ & \text { P40 ~ P42, } \\ & \text { P50 ~ P54, } \end{aligned}$ | - | Vss-0.3 | - | 0.3 Vcc | V |  |
|  | Vils | $\begin{aligned} & \hline \text { RST, MODE, EC1, } \\ & \text { EC2, SCK1, SI1, } \\ & \text { SCK2, SI2, PWC, } \\ & \text { INT10 } \sim \text { INT13, INT20 } \\ & \sim \overline{\text { INT24 }} \end{aligned}$ | - | Vss-0.3 | - | 0.2 Vcc | V |  |
| Open-drain output pin application voltage | V | P30 ~ P36 | - | Vss-0.3 | - | $\mathrm{Vcc}+0.3$ | V |  |
| "H" level output voltage | Voн | $\begin{aligned} & \text { P00 ~ P07, } \\ & \text { P10 ~ P17, } \\ & \text { P20 ~ P27, } \\ & \text { P50 ~ P54 } \end{aligned}$ | $\mathrm{loH}=-2.0 \mathrm{~mA}$ | 4.0 | - | - | V |  |
| "L" level output voltage | Vol1 | $\begin{aligned} & \text { P00 ~ P07, } \\ & \text { P10 ~ P17, } \\ & \text { P20 ~ P27, } \\ & \text { P50 ~ P54, RST } \end{aligned}$ | $\mathrm{loL}=4.0 \mathrm{~mA}$ | - | - | 0.4 | V |  |
|  | Vol2 | P30 ~ P36 | $\mathrm{loL}=12.0 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input leakage current | ILI | $\begin{aligned} & \text { P00 ~ P07, } \\ & \text { P10 ~ P17, } \\ & \text { P20 ~ P27, } \\ & \text { P50 ~ P54 } \end{aligned}$ | $\begin{aligned} & 0.45 \mathrm{~V}<\mathrm{V}_{1}< \\ & \mathrm{V}_{\mathrm{cc}} \end{aligned}$ | -5 | - | +5 | $\mu \mathrm{A}$ | Without pull-up Resister |
| Open drain outputleakage current | ILod | P30 ~ P36 | $\begin{aligned} & 0.45 \mathrm{~V}<\mathrm{V}_{1}< \\ & \mathrm{V}_{c c} \end{aligned}$ | -5 | - | +5 | $\mu \mathrm{A}$ |  |
| Pull-down resistance | Roown | MODE | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{cc}}$ | 25 | 50 | 100 | $\mathrm{k} \Omega$ | Except MB89P475 |
| Pull-up resistance | Rpull | $\begin{aligned} & \text { P00 ~ P07, } \\ & \text { P10 ~ P17, } \\ & \text { P20 ~ P27, } \\ & \text { P30 ~ P36, } \\ & \text { P50 ~ P54, RST } \end{aligned}$ | $\mathrm{V}_{1}=0.0 \mathrm{~V}$ | 25 | 50 | 100 | $\mathrm{k} \Omega$ | When pull-up resistor is selected (except $\overline{\mathrm{RST}}$ ) |

(Continued)

## MB89470 Series

(Continued)
$\mathrm{AV}_{\mathrm{cc}}=\mathrm{V} \mathrm{cc}=5.0 \mathrm{~V}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V} \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Power supply current | Icc1 | Vcc | $\begin{aligned} & \mathrm{F}_{\mathrm{cH}}=10.0 \mathrm{MHz} \\ & \text { tinst }=0.4 \mu \mathrm{~s} \\ & \text { Main clock } \\ & \text { run mode } \end{aligned}$ | - | 8 | 13 | mA |  |
|  | Icc2 |  | $\begin{aligned} & \mathrm{F}_{\mathrm{cH}}=10.0 \mathrm{MHz} \\ & \text { tinst }=6.4 \mu \mathrm{~s} \\ & \text { Main clock } \\ & \text { run mode } \end{aligned}$ | - | 0.7 | 3 | mA |  |
|  | Iccs 1 |  | $\begin{aligned} & \mathrm{F}_{\mathrm{cH}}=10.0 \mathrm{MHz} \\ & \text { tinst }=0.4 \mu \mathrm{~s} \\ & \text { Main clock } \\ & \text { sleep mode } \end{aligned}$ | - | 2.5 | 5 | mA |  |
|  | Iccs2 |  | $\begin{aligned} & \mathrm{F}_{\mathrm{CH}}=10.0 \mathrm{MHz} \\ & \text { tinst }=6.4 \mu \mathrm{~s} \\ & \text { Main clock } \\ & \text { sleep mode } \end{aligned}$ | - | 0.8 | 2 | mA |  |
|  | lccl |  | $\mathrm{F}_{\mathrm{CL}}=32.768 \mathrm{kHz}$ | - | 50 | 85 | $\mu \mathrm{A}$ | $\begin{gathered} \text { MB89PV470 } \\ \text { MB89475 } \end{gathered}$ |
|  |  |  | Subclock | - | 350 | 785 | $\mu \mathrm{A}$ | MB89P475 |
|  | Iccls |  | $\mathrm{F}_{\mathrm{CL}}=32.768 \mathrm{kHz}$ <br> Subclock sleep | - | 15 | 30 | $\mu \mathrm{A}$ | $\begin{gathered} \text { MB89PV470 } \\ \text { MB89475 } \end{gathered}$ |
|  |  |  | mode | - | 19 | 36 | $\mu \mathrm{A}$ | MB89P475 |
|  |  |  | $\mathrm{F}_{\mathrm{CL}}=32.768 \mathrm{kHz}$ <br> - Watch mode | - | 1.6 | 15 | $\mu \mathrm{A}$ | $\begin{gathered} \text { MB89PV470 } \\ \text { MB89475 } \end{gathered}$ |
|  | Icct |  | - Main clock stop mode | - | 5.6 | 21 | $\mu \mathrm{A}$ | MB89P475 |
|  | Іссн |  | $\mathrm{Ta}=+25^{\circ} \mathrm{C}$ Subclock stop mode |  | 3 | 10 | $\mu \mathrm{A}$ |  |
|  | IA | $\mathrm{AV}_{\mathrm{cc}}$ | $\mathrm{F}_{\mathrm{CH}}=10 \mathrm{MHz}$ | - | 2.8 | 5.5 | mA | A/D converting, MB89PV470. MB89475 |
|  |  |  |  | - | 2.3 | 6 | mA | MB89P475 |
|  | IAH |  | $\mathrm{Ta}=+25^{\circ} \mathrm{C}$ | - | 1 | 5 | $\mu \mathrm{A}$ | A/D stop |
| Input capacitance | Cin | Other than Vcc, $\mathrm{V}_{\mathrm{ss}, \mathrm{AV} \mathrm{cc}, \mathrm{AV} \mathrm{ss}}$ | $\mathrm{f}=1 \mathrm{MHz}$ | - | 10 | - | pF |  |

## MB89470 Series

## 4. AC Characteristics

(1) Reset Timing

$$
\left(\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| $\overline{\text { RST "L" pulse width }}$ | tzLzH | - | 48 thcyl | - | ns |  |

Note: thcy is the oscillation cycle $(1 / \mathrm{Fc})$ to input to the X0 pin.
The MCU operation is not guaranteed when the "L" pulse width is shorter than tzzzH.

(2) Power-on Reset
$\left(\mathrm{AV}_{\mathrm{Ss}}=\mathrm{V}_{\mathrm{Ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Power supply rising time | $\mathrm{t}_{R}$ |  |  | 50 | ms |  |
| Power supply cut-off time | toff |  | 1 | - | ms | Due to repeated operations |

Note: Make sure that power supply rises within the selected oscillation stabilization time.
Rapid changes in power supply voltage may cause a power-on reset. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.


## MB89470 Series

(3) Clock Timing
$\left(\mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Clock frequency | Fch | X0, X1 | 1 | - | 12.5 | MHz |  |
|  | FcL | X0A, X1A | - | 32.768 | - | kHz |  |
| Clock cycle time | thcyl | $\mathrm{X0}, \mathrm{X} 1$ | 80 | - | 1000 | ns |  |
|  | tlcyl | X0A, X1A | - | 30.5 | - | $\mu \mathrm{s}$ |  |
| Input clock pulse width | $\begin{aligned} & \text { Pwh } \\ & \mathrm{PwL}^{2} \end{aligned}$ | X0 | 20 | - | - | ns | External clock |
|  | Pwh Pwll | X0A | - | 15.2 | - | $\mu \mathrm{S}$ |  |
| Input clock rising/falling time | $\begin{aligned} & \text { tcR } \\ & \text { tcF } \end{aligned}$ | X0, X0A | - | - | 10 | ns |  |

X0 and X1 Timing and Conditions


Main Clock Conditions


## MB89470 Series

## Subclock Timing and Conditions



When a crystal
ceramic oscillator is used


When an external clock is used When sub-clock is not used in dual clock product

(4) Instruction Cycle

| Parameter | Symbol | Value | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Instruction cycle (minimum execution time) | tinst | 4/Fсн, 8/Fch, 16/Fch, 64/Fch | $\mu \mathrm{s}$ | $\left(4 /\right.$ F $\left._{\mathrm{ch}}\right)$ tinst $=0.32 \mu \mathrm{~s}$ when operating at $\mathrm{F}_{\mathrm{CH}}=12.5 \mathrm{MHz}$ |
|  |  | 2/Fcı | $\mu \mathrm{s}$ | tinst $=61.036 \mu \mathrm{~s}$ when operating at $\mathrm{F}_{\mathrm{CL}}=32.768 \mathrm{kHz}$ |

## MB89470 Series

(5) Serial I/O Timing

| Parameter | Symbol | Pin | Condition | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| Serial clock cycle time | tscyc | SCK1, SCK2 | Internal shift clock mode | 2 tinst* | - | $\mu \mathrm{s}$ |
| SCK $\downarrow \rightarrow$ SO time | tsov | SCK1, SO1, SCK2, SO2, |  | -200 | 200 | ns |
| Valid SI $\rightarrow$ SCK $\uparrow$ | tivs | SI1, SCK1, SI2, SCK2 |  | 1/2 tinst ${ }^{*}$ | - | ns |
| SCK $\uparrow \rightarrow$ valid SI hold time | tshix | SCK1, SI1, SCK2, SI2 |  | 1/2 tinst ${ }^{*}$ | - | ns |
| Serial clock "H" pulse width | tsHsL | SCK1, SCK2 | External shift clock mode | 1 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |
| Serial clock "L" pulse width | tsLsH |  |  | 1 tins* | - | $\mu \mathrm{s}$ |
| SCK $\downarrow \rightarrow$ SO time | tsoov | SCK1, SO1, SCK2, SO2 |  | 0 | 200 | ns |
| Valid SI $\rightarrow$ SCK $\uparrow$ | tivsh | SI1, SCK1, SI2, SCK2 |  | 1/2 tinst ${ }^{*}$ | - | ns |
| SCK $\uparrow \rightarrow$ valid SI hold time | tshix | SCK1, SI1, SCK2, SI2 |  | 1/2 tinst ${ }^{*}$ | - | ns |

*: For information on tinst, see "(4) Instruction Cycle."
Internal Clock Operation


External Clock Operation


## MB89470 Series

(6) Peripheral Input Timing
$\left(\mathrm{AV} \mathrm{Cc}=\mathrm{V} \mathrm{cc}=5.0 \mathrm{~V}, \mathrm{AV} \mathrm{Ss}=\mathrm{V} \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Peripheral input "H" pulse width 1 | tıLIH1 | $\frac{\operatorname{INT} 10 \sim 13, \overline{\text { INT20 }} \sim}{\text { INT24, EC1, EC2, PWC }}$ | 2 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" pulse width 1 | tiHIL1 |  | 2 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |

*: For information on tinst, see "(4) Instruction Cycle."


## MB89470 Series

## 5. A/D Converter Electrical Characteristics

(1) $A / D$ Converter Electrical Characteristics

$$
\left(\mathrm{AV} \mathrm{~V}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}, \mathrm{AV} \mathrm{ss}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Resolution | - | - | - | 10 | - | bit |  |
| Total error |  |  | - | - | $\pm 3.0$ | LSB |  |
| Linearity error |  |  | - | - | $\pm 2.5$ | LSB |  |
| Differential linearity error |  |  | - | - | $\pm 1.9$ | LSB |  |
| Zero transition voltage | Vот |  | AVss - 1.5 LSB | AVss + 0.5 LSB | AV ss + 2.5 LSB | LSB |  |
| Full-scale transition voltage | Vfst |  | AVcc-3.5 LSB | AVcc-1.5 LSB | AVcc + 0.5 LSB | LSB |  |
| A/D mode conversion time | - |  | - | - | 60 tinst* | $\mu \mathrm{s}$ |  |
| Analog port input current | Iain | ANO to AN3 | - | - | 10 | $\mu \mathrm{A}$ |  |
| Analog input voltage | $V_{\text {AIN }}$ |  | AVss | - | AVcc | V |  |

* : For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics".
(2) A/D Converter Glossary
- Resolution

Analog changes that are identifiable with the A/D converter
When the number of bits is 10 , analog voltage can be divided into $2^{10}=1024$.

- Linearity error (unit: LSB)

The deviation of the straight line connecting the zero transition point ("00 $00000000 " \leftrightarrow " 0000000001$ ") with the full-scale transition point ("11 1111 1111" $\leftrightarrow " 111111$ 1110") from actual conversion characteristics.

- Differential linearity error (unit: LSB)

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value.

- Total error (unit: LSB)

The difference between theoretical and actual conversion values.


## (3) Notes on Using A/D Converter

- Input impedance of the analog input pins

The A/D converter used for the MB89470 series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for 16 instruction cycles after activation A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low.

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about $0.1 \mu \mathrm{~F}$ for the analog input pin.


|  | MB89475 <br> MB89PV470 | MB89P475 |
| :--- | :---: | :---: |
| R: analog input equivalent resistance | $2.2 \mathrm{k} \Omega$ | $2.6 \mathrm{k} \Omega$ |
| C: analog input equivalent capacitance | 45 pF | 28 pF |

- Error

The smaller the |AVR - $A V s s \mid$, the greater the error would become relatively.

## MB89470 Series

## ■ INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.
Table 1 Instruction Symbols

| Symbol | Meaning |
| :---: | :--- |
| dir | Direct address (8 bits) |
| off | Offset (8 bits) |
| ext | Extended address (16 bits) |
| \#vct | Vector table number (3 bits) |
| \#d8 | Immediate data (8 bits) |
| \#d16 | Immediate data (16 bits) |
| dir: b | Bit direct address (8:3 bits) |
| rel | Branch relative address (8 bits) |
| @ | Register indirect (Example: @A, @IX, @EP) |
| A | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| AH | Upper 8 bits of accumulator A (8 bits) |
| AL | Lower 8 bits of accumulator A (8 bits) |
| T | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the <br> instruction in use.) |
| TH | Upper 8 bits of temporary accumulator T (8 bits) |
| TL | Lower 8 bits of temporary accumulator T (8 bits) |
| IX | Index register IX (16 bits) |

(Continued)
(Continued)

| Symbol |  |
| :---: | :--- |
| EP | Extra pointer EP (16 bits) |
| PC | Program counter PC (16 bits) |
| SP | Stack pointer SP (16 bits) |
| PS | Program status PS (16 bits) |
| dr | Accumulator A or index register IX (16 bits) |
| CCR | Condition code register CCR (8 bits) |
| RP | Register bank pointer RP (5 bits) |
| Ri | General-purpose register Ri (8 bits, i $=0$ to 7 ) |
| $\times$ | Indicates that the very $\times$ is the immediate data. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $(\times)$ | Indicates that the contents of $\times$ is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $((\times))$ | The address indicated by the contents of $\times$ is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |

Columns indicate the following:

| Mnemonic: | Assembler notation of an instruction |
| :---: | :---: |
| $\sim:$ | Number of instructions |
| \#: | Number of bytes |
| Operation: | Operation of an instruction |
| TL, TH, AH: | A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following: <br> - "-" indicates no change. <br> - dH is the 8 upper bits of operation description data. <br> - AL and AH must become the contents of AL and AH immediately before the instruction is executed. <br> - 00 becomes 00. |
| N, Z, V, C: | An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag. |
| OP code: | Code of an instruction. If an instruction is more than one code, it is written according to the following rule: |
|  | Example: 48 to $4 \mathrm{~F} \leftarrow$ This indicates $48,49, \ldots 4 \mathrm{~F}$. |

## MB89470 Series

Table 2 Transfer Instructions (48 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZ VC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV dir,A | 3 | 2 | $($ dir $) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 45 |
| MOV @IX +off,A | 4 | 2 | $($ (IX) +off $) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 46 |
| MOV ext,A | 4 | 3 | $($ (ext) $\leftarrow(\mathrm{A})$ | - | - | - | ---- | 61 |
| MOV @EP,A | 3 | 1 | $($ (EP) ) $\leftarrow(A)$ | - | - | - | ---- | 47 |
| MOV Ri,A | 3 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 48 to 4F |
| MOV A,\#d8 | 2 | 2 | $(A) \leftarrow d 8$ | AL | - | - | + +-- | 04 |
| MOV A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow$ (dir) | AL | - | - | + +-- | 05 |
| MOV A,@IX +off | 4 | 2 | (A) $\leftarrow\left(\begin{array}{l}(I X)+\text { off })\end{array}\right.$ | AL | - | - | + +-- | 06 |
| MOV A,ext | 4 | 3 | (A) $\leftarrow($ ext $)$ | AL | - | - | + +-- | 60 |
| MOV A,@A | 3 | 1 | $(\mathrm{A}) \leftarrow((\mathrm{A})$ ) | AL | - | - | + +-- | 92 |
| MOV A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow((\mathrm{EP})$ ) | AL | - | - | + + - - | 07 |
| MOV A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Ri})$ | AL | - | - | + + - - | 08 to 0F |
| MOV dir,\#d8 | 4 | 3 | ( dir) $\leftarrow$ d8 | - | - | - | ---- | 85 |
| MOV @IX +off,\#d8 | 5 | 3 | ( (IX) +off ) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 86 |
| MOV @EP,\#d8 | 4 | 2 | $($ (EP) ) $\leftarrow \mathrm{d} 8$ | - | - | - |  | 87 |
| MOV Ri,\#d8 | 4 | 2 | (Ri) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 88 to 8F |
| MOVW dir,A | 4 | 2 | $($ dir $) \leftarrow(\mathrm{AH}),($ dir +1$) \leftarrow(\mathrm{AL})$ | - | - | - | ---- | D5 |
| MOVW @IX +off,A | 5 | 2 | $\begin{aligned} & ((\mathrm{IX})+\mathrm{off}) \leftarrow(\mathrm{AH}), \\ & ((\mathrm{IX})+\mathrm{off}+1) \leftarrow(\mathrm{AL}) \end{aligned}$ | - | - | - | ---- | D6 |
| MOVW ext,A | 5 | 3 | $(\mathrm{ext}) \leftarrow(\mathrm{AH}),(\mathrm{ext}+1) \leftarrow(\mathrm{AL})$ | - | - | - | ---- | D4 |
| MOVW @EP,A | 4 | 1 | $((E P)) \leftarrow(A H),((E P)+1) \leftarrow(A L)$ | - | - | - |  | D7 |
| MOVW EP,A | 2 | 1 | $(\mathrm{EP}) \leftarrow(\mathrm{A})$ | - | - | - |  | E3 |
| MOVW A,\#d16 | 3 | 3 | $(A) \leftarrow d 16$ | AL | AH | dH | + + - - | E4 |
| MOVW A,dir | 4 | 2 | $(\mathrm{AH}) \leftarrow($ dir $),(\mathrm{AL}) \leftarrow($ dir +1$)$ | AL | AH | dH | + + - - | C5 |
| MOVW A,@IX +off | 5 | 2 | $(\mathrm{AH}) \leftarrow((\mathrm{IX})+\mathrm{off})$, <br> $(\mathrm{AL}) \leftarrow((\mathrm{IX})+$ off +1$)$ | AL | AH | dH | + | C6 |
| MOVW A,ext | 5 | 3 | $(\mathrm{AH}) \leftarrow(\mathrm{ext}),(\mathrm{AL}) \leftarrow(e x t+1)$ | AL | AH | dH | + | C4 |
| MOVW A,@A | 4 | 1 | $(\mathrm{AH}) \leftarrow(\mathrm{A}) \mathrm{)},(\mathrm{AL}) \leftarrow((\mathrm{A}) \mathrm{l}+1)$ | AL | AH | dH | + | 93 |
| MOVW A,@EP | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{EP}) \mathrm{)},(\mathrm{AL}) \leftarrow((\mathrm{EP})+1)$ | AL | AH | dH | + | C7 |
| MOVW A,EP | 2 | 1 | $(A) \leftarrow(E P)$ | - | - | dH | ---- | F3 |
| MOVW EP,\#d16 | 3 | 3 | $(E P) \leftarrow d 16$ | - | - | - | ---- | E7 |
| MOVW IX,A | 2 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E2 |
| MOVW A,IX | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{IX})$ | - | - | dH | ---- | F2 |
| MOVW SP,A | 2 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{A})$ | - | - | - |  | E1 |
| MOVW A,SP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{SP})$ | - | - | dH | ---- | F1 |
| MOV @A,T | 3 | 1 | ( (A) ) $\leftarrow$ (T) | - | - | - | ---- | 82 |
| MOVW @A,T | 4 | 1 | $((\mathrm{A})) \leftarrow(\mathrm{TH}),((\mathrm{A})+1) \leftarrow(\mathrm{TL})$ | - | - | - |  | 83 |
| MOVW IX,\#d16 | 3 | 3 | $(\mathrm{IX}) \leftarrow \mathrm{d} 16$ | - | - | - | ---- | E6 |
| MOVW A,PS | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PS})$ | - | - | dH | ---- | 70 |
| MOVW PS,A | 2 | 1 | $(\mathrm{PS}) \leftarrow$ ( A$)$ | - | - | - | + + + + | 71 |
| MOVW SP,\#d16 | 3 | 3 | $(\mathrm{SP}) \leftarrow \mathrm{d} 16$ | - | - | - |  | E5 |
| SWAP | 2 |  | $(\mathrm{AH}) \leftrightarrow(\mathrm{AL})$ | - | - | AL | ---- | 10 |
| SETB dir: b | 4 | 2 | (dir): $\mathrm{b} \leftarrow 1$ | - | - | - | ---- | A8 to AF |
| CLRB dir: b | 4 | 2 | (dir): $\mathrm{b} \leftarrow 0$ | - | - | - | ---- | A0 to A7 |
| XCH A, ${ }^{\text {T }}$ | 2 | 1 | $(\mathrm{AL}) \leftrightarrow(\mathrm{TL})$ | AL | - | - | ---- | 42 |
| XCHW A,T | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{T})$ | AL | AH | dH | ---- | 43 |
| XCHW A,EP | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{EP})$ | - | - | dH | ---- | F7 |
| XCHW A,IX | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{IX})$ | - | - | dH | ---- | F6 |
| XCHW A,SP | 3 | 1 | (A) $\leftrightarrow(\mathrm{SP})$ | - | - | dH | ---- | F5 |
| MOVW A,PC | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PC})$ | - | - | dH | -- | F0 |

Notes: • During byte transfer to $\mathrm{A}, \mathrm{T} \leftarrow \mathrm{A}$ is restricted to low bytes.

- Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of $\mathrm{F}^{2} \mathrm{MC}-8$ family)

Table 3 Arithmetic Operation Instructions (62 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZ V C | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDC A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{Ri})+\mathrm{C}$ | - | - | - | + + + + | 28 to 2F |
| ADDC A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+\mathrm{d} 8+\mathrm{C}$ | - | - | - | + + + + | 24 |
| ADDC A,dir | 3 | 2 | $(A) \leftarrow(A)+($ dir $)+C$ | - | - | - | + + + + | 25 |
| ADDC A,@IX +off | 4 | 2 | $(A) \leftarrow(A)+((X)+$ off $)+C$ | - | - | - | + + + + | 26 |
| ADDC A,@EP | 3 | 1 | $(A) \leftarrow(A)+((E P))+C$ | - | - | - | + + + + | 27 |
| ADDCW A | 3 | 1 | $(A) \leftarrow(A)+(T)+C$ | - | - | dH | + + + + | 23 |
| ADDC A | 2 | 1 | $(\mathrm{AL}) \leftarrow(\mathrm{AL})+(\mathrm{TL})+\mathrm{C}$ | - | - | - | + + + + | 22 |
| SUBC A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{Ri})-\mathrm{C}$ | - | - | - | + + + + | 38 to 3F |
| SUBC A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-\mathrm{d} 8-\mathrm{C}$ | - | - | - | + + + + | 34 |
| SUBC A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ dir $)-\mathrm{C}$ | - | - | - | + + + + | 35 |
| SUBC A, @IX +off | 4 | 2 | $(A) \leftarrow(A)-((1 X)+$ off $)-C$ | - | - | - | ++++ | 36 |
| SUBC A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ (EP) $)-C$ | - | - | - | + + + + | 37 |
| SUBCW A | 3 | 1 | $(A) \leftarrow(T)-(A)-C$ | - | - | dH | + + + + | 33 |
| SUBC A | 2 | 1 | $(\mathrm{AL}) \leftarrow(\mathrm{TL})-(\mathrm{AL})-\mathrm{C}$ | - | - | - | + + + + | 32 |
| INC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})+1$ | - | - | - | + + + - | C8 to CF |
| INCW EP | 3 | 1 | $(\mathrm{EP}) \leftarrow(\mathrm{EP})+1$ | - | - | - | ---- | C3 |
| INCW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})+1$ | - | _ | - | ---- | C2 |
| INCW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+1$ | - | - | dH | + + - - | C0 |
| DEC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})-1$ | - | - | - | + + + - | D8 to DF |
| DECW EP | 3 | 1 | $(\mathrm{EP}) \leftarrow(\mathrm{EP})-1$ | - | - | - | ---- | D3 |
| DECW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})-1$ | - | - | - | ---- | D2 |
| DECW A | 3 | 1 | (A) $\leftarrow(\mathrm{A})-1$ | - | - | dH | + + | D0 |
| MULU A | 19 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \times(\mathrm{TL})$ | - | - | dH | ---- | 01 |
| DIVU A | 21 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{T}) /(\mathrm{AL}), \mathrm{MOD} \rightarrow(\mathrm{T})$ | dL | 00 | 00 | ---- | 11 |
| ANDW A | 3 | 1 | $(A) \leftarrow(A) \wedge(T)$ | - | - | dH | + + R - | 63 |
| ORW A | 3 | 1 | $(A) \leftarrow(A) \vee(T)$ | - | - | dH | $++\mathrm{R}-$ | 73 |
| XORW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{T})$ | - | - | dH | + + R - | 53 |
| CMP A | 2 | 1 | (TL) - (AL) | - | - | - | + + + + | 12 |
| CMPW A | 3 | 1 | (T) - (A) | - | - | - | + + + + | 13 |
| RORC A | 2 | 1 | $\longrightarrow \mathrm{C} \rightarrow \mathrm{A} \square$ | - | - | - | + + - + | 03 |
| ROLC A | 2 | 1 | $\square \mathrm{C} \leftarrow \mathrm{A} \leftarrow$ | - | - | - | + + - | 02 |
| CMP A, \#d8 | 2 | 2 | (A) - d 8 | - | - | - | + + + | 14 |
| CMP A,dir | 3 | 2 | (A) - (dir) | - | - | - | + + + + | 15 |
| CMP A, @EP | 3 | 1 | (A) - ( (EP) ) | - | _ | - | + + + + | 17 |
| CMP A,@IX +off | 4 | 2 | (A) - ( (IX) + off | - | _ | - | + + + + | 16 |
| CMP A,Ri | 3 | 1 | (A) - (Ri) | - | - | - | + + + + | 18 to 1 F |
| DAA | 2 | 1 | Decimal adjust for addition | - | - | - | + + + + | 84 |
| DAS | 2 | 1 | Decimal adjust for subtraction | - | - | - | + + + + | 94 |
| XOR A | 2 |  | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{TL})$ | - | - | - | + + R - | 52 |
| XOR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall \mathrm{d} 8$ | - | - | - | + + R - | 54 |
| XOR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall($ dir $)$ | - | - | - | + + R - | 55 |
| XOR A, @EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{EP}))$ | - | - | - | $++\mathrm{R}-$ | 57 |
| XOR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{IX})+$ off $)$ | - | - | - | + + R - | 56 |
| XOR A,Ri | 3 |  | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{Ri})$ | - | - | - | + + R - | 58 to 5F |
| AND A | 2 |  | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{TL})$ | - | - | - | + + R - | 62 |
| AND A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge \mathrm{d} 8$ | - | - | - | + + R - | 64 |
| AND A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge($ dir $)$ | - | - | - | + + R - | 65 |

## MB89470 Series

(Continued)

| Mnemonic | ~ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{EP})$ ) | - | - | - | + + R - | 67 |
| AND A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 66 |
| AND A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{Ri})$ | - | - | - | + + R - | 68 to 6F |
| OR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{TL})$ | - | - | - | + + R - | 72 |
| OR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee \mathrm{d} 8$ | - | - | - | + + R - | 74 |
| OR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{dir})$ | - | - | - | + + R - | 75 |
| OR A,@EP | 3 | 1 | $(A) \leftarrow(A L) \vee((E P))$ | - | - | - | + + R - | 77 |
| OR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 76 |
| OR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{Ri})$ | - | - | - | + + R - | 78 to 7F |
| CMP dir,\#d8 | 5 | 3 | (dir) - d8 | - | - | - | + + + + | 95 |
| CMP @EP,\#d8 | 4 | 2 | ( (EP) ) - d8 | - | - | - | + + + + | 97 |
| CMP @IX +off,\#d8 | 5 | 3 | ((IX) + off) - d8 | - | - | - | + + + + | 96 |
| CMP Ri,\#d8 | 4 | 2 | (Ri) - d8 | - | - | - | + + + + | 98 to 9 F |
| INCW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$ | - | - | - | ---- | C1 |
| DECW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$ | - | - | - | ---- | D1 |

Table 4 Branch Instructions (17 instructions)

| Mnemonic | ~ | \# | Operation | TL | TH | AH | NZ V C | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BZ/BEQ rel | 3 | 2 | If $Z=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FD |
| BNZ/BNE rel | 3 | 2 | If $\mathrm{Z}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FC |
| BC/BLO rel | 3 | 2 | If $\mathrm{C}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | F9 |
| BNC/BHS rel | 3 | 2 | If $\mathrm{C}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | F8 |
| BN rel | 3 | 2 | If $\mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FB |
| BP rel | 3 | 2 | If $\mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FA |
| BLT rel | 3 | 2 | If $V \forall N=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FF |
| BGE rel | 3 | 2 | If $\mathrm{V} \forall \mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FE |
| BBC dir: b,rel | 5 | 3 | If (dir: b$)=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | -+-- | B0 to B7 |
| BBS dir: b,rel | 5 | 3 | If (dir: b) $=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | -+-- | B8 to BF |
| JMP @A | 2 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E0 |
| JMP ext | 3 | 3 | $(\mathrm{PC}) \leftarrow \mathrm{ext}$ | - | - | - | ---- | 21 |
| CALLV \#vct | 6 | 1 | Vector call | - | - | - | ---- | E8 to EF |
| CALL ext | 6 | 3 | Subroutine call | - | - | - | ---- | 31 |
| XCHW A,PC | 3 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A}),(\mathrm{A}) \leftarrow(\mathrm{PC})+1$ | - | - | dH | ---- | F4 |
| RET | 4 | 1 | Return from subrountine | - | - | - | ---- | 20 |
| RETI | 6 | 1 | Return form interrupt | - | - | - | Restore | 30 |

Table 5 Other Instructions (9 instructions)

| Mnemonic | $\sim$ | $\#$ | Operation | TL | TH | AH | NZ V C | OP code |
| :--- | :---: | :---: | :--- | :--- | :--- | :--- | :--- | ---: |
| PUSHW A | 4 | 1 |  | - | - | - | ---- | 40 |
| POPW A | 4 | 1 |  | - | - | dH | ---- | 50 |
| PUSHW IX | 4 | 1 |  | - | - | - | --- | 41 |
| POPW IX | 4 | 1 |  | - | -- | 51 |  |  |
| NOP | 1 | 1 |  | - | - | - | --- | 00 |
| CLRC | 1 | 1 |  | - | - | - | $---R$ | 81 |
| SETC | 1 | 1 |  |  | - | - | - | --- |
| CLRI |  |  | - | 91 |  |  |  |  |
| SETI | 1 | 1 |  |  | - | - | ---- | 80 |

## MB89470 Series

－INSTRUCTION MAP

| น |  |  |  |  |  |  |  |  | $\begin{aligned} & \quad \bar{\omega} \\ & \sum_{\infty}^{N} \end{aligned}$ | $\begin{aligned} & \overline{\underline{0}} \\ & 0 \\ & \hline{ }_{0} \end{aligned}$ | － |  |  | N |  | $\bar{\varrho}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ш | $\begin{aligned} & \stackrel{\boxed{8}}{8} \\ & \sum_{j}^{0} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 毕 } \\ & \stackrel{\rightharpoonup}{\top} \end{aligned}$ |  |  |
| 0 |  |  | $\begin{aligned} & {\underset{U}{u}}_{\underset{\sim}{u}} \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & \overline{\text { r }} \\ & \text { O} \\ & \text { O} \end{aligned}$ | $\begin{aligned} & \text { ®̃ } \\ & \text { نِ口⿱口口刂 } \end{aligned}$ | $\begin{aligned} & \text { ®๊ } \\ & \text { O } \\ & \text { U } \end{aligned}$ | $\begin{aligned} & \text { ォ } \\ & \text { O } \\ & \text { U } \end{aligned}$ |  | $\begin{aligned} & \text { ®® } \\ & \text { O } \\ & \text { U } \end{aligned}$ | $\hat{x}$ |
| 0 | ${ }^{3}$ |  |  | $\begin{aligned} & {\underset{U}{3}}_{\text {亿u }}^{\underline{\text { n}}} \end{aligned}$ |  |  |  |  | $\begin{aligned} & \text { 요 } \\ & \underline{0} \end{aligned}$ | $\begin{aligned} & \bar{\sim} \\ & \underline{0} \end{aligned}$ | $\begin{aligned} & \tilde{\check{~}} \\ & \underline{\underline{0}} \end{aligned}$ | $\begin{aligned} & \text { 毋๊ } \\ & \underline{0} \end{aligned}$ | $\begin{aligned} & \underset{ \pm}{ \pm} \\ & \underline{\underline{0}} \end{aligned}$ |  |  | $\begin{aligned} & \hat{x} \\ & \underline{0} \end{aligned}$ |
| $\infty$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ＜ |  |  |  |  |  | 品 |  |  |  |  |  |  |  |  |  |  |
| の | $\underset{\sim}{\text { F }}$ | 枈 |  |  | $\stackrel{\infty}{\square}$ | $\sum_{0}^{\substack{\frac{0}{0} \\ \text { 要 }}}$ | $\sum_{0}^{\frac{\times}{8}}$ |  |  |  |  |  |  |  |  |  |
| $\infty$ | $\stackrel{\widetilde{x}}{\mathrm{~J}}$ | $\begin{aligned} & 0 \\ & \text { U } \\ & \text { U } \end{aligned}$ |  |  | $\frac{\pi}{4}$ |  |  |  |  |  |  |  |  |  |  |  |
| － | $\begin{aligned} & 3_{3}^{\infty} \\ & \sum_{0}^{\infty} \\ & \sum^{\circ} \end{aligned}$ |  | ¢ | ${\underset{c}{3}}_{\substack{1}}^{\ll}$ |  | $\begin{gathered} \stackrel{\text { 玄 }}{\text { < }} \\ \stackrel{\square}{0} \end{gathered}$ | 뜽 |  | $\begin{gathered} \stackrel{\circ}{8} \\ \stackrel{\text { r }}{0} \end{gathered}$ |  |  |  |  |  |  |  |
| $\bullet$ |  |  | $\begin{gathered} \ll \\ \overbrace{<}^{<} \end{gathered}$ | ${ }_{3}^{3}$ |  |  |  |  |  | $\sum_{i}^{\stackrel{\Gamma}{<}}$ |  |  |  | $\sum_{\ll}^{\stackrel{n}{\sim}}$ | $\sum_{i}^{\stackrel{\circ}{\sim}}$ | $\sum_{\substack{\hat{\alpha}}}^{\stackrel{\hat{\alpha}}{\alpha}}$ |
| $\bigcirc$ | $\begin{aligned} & 3^{<} \\ & 3_{0} \\ & 0 \\ & 0 \end{aligned}$ | ${\underset{n}{0}}_{\substack{x \\ 0}}$ | $$ | $\begin{aligned} & \geq_{0}^{<} \\ & \substack{0 \\ \times} \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\tilde{\sim}}{\underset{\sim}{\sim}} \\ & \underset{\sim}{\chi} \end{aligned}$ |  |  |  |  |  |
| － | $$ | $\begin{aligned} & 3_{1}^{3} \\ & \frac{\times}{\omega} \\ & \frac{2}{2} \end{aligned}$ |  |  |  |  |  |  | $\frac{\mathbb{Z}}{\substack{\text { ® }}}$ | $\frac{\mathbb{\Sigma}}{>_{\Sigma}^{D}}$ | $\frac{\mathbb{N}}{\substack{\text { ® }}}$ |  |  |  |  | ${\underset{\Sigma}{\mathrm{D}}}_{\stackrel{\mathbb{1}}{\stackrel{\pi}{x}}}$ |
| $\cdots$ | $\underset{\sim}{\underset{\sim}{x}}$ |  | $\begin{aligned} & \text { © } \\ & \text { © } \\ & \text { 心 } \end{aligned}$ |  |  |  | $\begin{aligned} & \text { OX } \\ & \text { M } \\ & \text { 心ぐ } \end{aligned}$ |  |  |  |  |  |  |  |  |  |
| N | $\underset{\sim}{\underset{\sim}{\mid r}}$ | $\sum_{j=}^{0}$ | $\begin{aligned} & \text { < } \\ & 0 \\ & 0 \\ & \hline 8 \end{aligned}$ |  | $\begin{aligned} & \text { 另 } \\ & \text { O } \\ & \text { O } \\ & \text { 華 } \end{aligned}$ |  |  |  |  |  |  | Ợ |  |  | Ợ |  |
| － | $\sum_{\infty}^{n}$ | $\sum_{0}^{<}$ | $\sum_{0}^{0}$ | $\sum_{0}^{\sum_{0}^{<}}$ |  | $\sum_{0}^{0}$ |  | $\sum_{0}^{0}$ | $\sum_{0}^{n}$ | $\sum_{0}^{\stackrel{\Gamma}{c}}$ | $\sum_{0}^{\substack{\tilde{\sim} \\ \multirow{2}{*}{\hline}\\ \hline}}$ | $\sum_{0}^{\stackrel{N}{\varkappa}}$ | $\sum_{0}^{\substack{\underset{\sim}{\sim} \\<}}$ | $\sum_{0}^{\stackrel{n}{\sim}}$ | $\sum_{0}^{n}$ | $\sum_{0}^{\stackrel{\hat{c}}{0}}$ |
| 0 | $\begin{array}{\|l} 0 \\ 0 \\ 2 \\ \hline \end{array}$ | $\stackrel{\rightharpoonup}{3}_{\sum}^{\stackrel{<}{D}}$ | $\begin{aligned} & { }^{\varangle} \\ & 0^{1} \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mid x / 3$ | 0 | － | N | m | － | $\bigcirc$ | $\bullet$ | N | $\infty$ | $\square$ | ¢ | ■ | 0 | $\bigcirc$ | ш | แ |

MASK OPTIONS

| No. | Part number | MB89475 | MB89P475 | MB89PV470 |
| :---: | :---: | :---: | :---: | :---: |
|  | Specifying procedure | Specify when ordering masking | Setting not possible | Setting not possible |
| 1 | Selection of clock mode <br> - Single clock mode <br> - Dual clock mode | Selectable | 101/102: Single clock 201/202: Dual clock | 101: Single clock 201: Dual clock |
| 2 | Selection of OTPROM content protection feature <br> - No protection feature <br> - With protection feature | -- | 101/201: No protection 102/202: with protection | -- |
| 3 | Selection of oscillation stabilization time (OSC) <br> - The initial value of the oscillation stabilization time for the main clock can be set by selecting the values of the WTM1 and WTM0 bits on the right. | Selectable  <br> OSC  <br> 1 $: 2^{14 /} \mathrm{FCH}^{2}$ <br> 2 $: 2^{17 / / \mathrm{FCH}}$ <br> 3 $: 2^{18 / \mathrm{FCH}^{2}}$ | Fixed to oscillation stabilization time of $2^{18 / F c h}$ | Fixed to oscillation stabilization time of $2^{18} /$ Fch |
| 4 | Selection of power-on stabilization time <br> - Nil <br> - $2^{17} / \mathrm{F}_{\mathrm{CH}}$ | Selectable | Fixed to power-on stabilization time of $2^{17 / F_{\text {сн }}}$ | Fixed to nil |

## ORDERING INFORMATION

| Part number | Package | Remarks |
| :---: | :---: | :---: |
| MB89475PFV <br> MB89P475PFV-101 <br> MB89P475PFV-102 <br> MB89P475PFV-201 <br> MB89P475PFV-202 | 48-pin Plastic QFP <br> (FPT-48P-M05) | 101: Single clock, without content protection <br> 102: Single clock, with content protection <br> 201: Dual clock, without content protection <br> 202: Dual clock, with content protection |
| MB89475P-SH <br> MB89P475P-SH-101 <br> MB89P475P-SH-102 <br> MB89P475P-SH-201 <br> MB89P475P-SH-202 | 48-pin Plastic SH-DIP (DIP-48P-M01) |  |
| MB89PV470CF-101 <br> MB89PV470CF-201 | 48-pin Ceramic MQFP <br> (MQP-48C-P01) |  |

## PACKAGE DIMENSIONS



## 48-pin Plastic LQFP <br> FPT-48P-M05



## 48-pin Ceramic MQFP <br> MQP-48C-P01



## MB89470 Series

MEMO

## FUJITSU LIMITED

## For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329
http://www.fujitsu.co.jp/
North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179
Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179
http://www.fujitsumicro.com/

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
http://www.fujitsu-ede.com/
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE LTD
\#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220
http://www.fmap.com.sg/

All Rights Reserved.
Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.

