TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

32,768-WORD BY 8-BIT STATIC RAM

DESCRIPTION

The TC55257DPL/DFL/DFTL/DTRL is a 262,144-bit static random access memory (SRAM) organized as 32,768 words by 8 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 5 V \pm 10% power supply. Advanced circuit technology provides both high speed and low power at an operating current of 5 mA/MHz (typ) and a minimum cycle time of 55 ns. It is automatically placed in low-power mode at 0.3 μ A standby current (typ) when chip enable ($\overline{\text{CE}}$) is asserted high. There are two control inputs. $\overline{\text{CE}}$ is used to select the device and for data retention control, and output enable ($\overline{\text{OE}}$) provides fast inputs. This device is well suited to various microprocessor system applications where high speed low memory access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. The TC55257DPL/DFL/DFTL/DTRL is available in a standard plastic 28-pin dual-in-line package (DIP), plastic 28-pin small-outline package (SOP) and normal and reverse pinout plastic 28-pin thin-small-outline package (TSOP).

FEATURES

- Low-power dissipation
 Operating: 27.5 mW/MHz (typical)
- Standby current of 2 μ A (maximum) at $Ta = 25^{\circ}C$
- Single power supply voltage of 5 V ± 10%
 Power down features using CE.
- Data retention supply voltage of 2 to 5.5 V
- Direct TTL compatibility for all inputs and outputs


• Access Times (maximum):

	TC5525	TC55257DPL/DFL/DFTL/DTRL					
	-55L	-55L -70L -85L 55 ns 70 ns 85 ns					
Access Time	55 ns	70 ns	85 ns				
CE Access Time	55 ns	70 ns	85 ns				
OE Access Time	30 ns	35 ns	45 ns				

Packages:

DIP28-P-600-2.54 (DPL)	(Weight: 4.42 g typ)
SOP28-P-450-1.27 (DFL)	(Weight: 0.79 g typ)
TSOP I 28-P-0.55 (DFTL)	(Weight: 0.22 g typ)
TSOP I 28-P-0.55A (DTRL)	(Weight: 0.22 g typ)

PIN ASSIGNMENT (TOP VIEW)



PIN NAMES

A0 to A14	Address Inputs
R/W	Read/Write Control
ŌĒ	Output Enable
CE	Chip Enable
I/O1 to I/O8	Data Input/Output
V_{DD}	Power (+ 5 V)
GND	Ground

PIN NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
PIN NAME	Б	A ₁₁	A ₉	Α8	A ₁₃	R/W	ν_{DD}	A ₁₄	A ₁₂	A ₇	A ₆	A ₅	A ₄	Α3
PIN NO.	15	16	17	18	19	20	21	22	23	24	25	26	27	28
PIN NAME	\mathbf{A}_2	Α1	A ₀	1/01	1/02	I/O3	GND	1/04	1/05	1/06	1/07	I/O8	CE	A ₁₀

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.


 The products described in this document are subject to foreign exchange and foreign trade control laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

 The information contained herein is subject to change without notice.
- The information contained herein is subject to change without notice.

1998-08-05

BLOCK DIAGRAM



OPERATION MODE

MODE	CE	ŌĒ	R/W	I/O1 to I/O8	POWER
Read	L	L	Н	D _{OUT}	I _{DDO}
Write	L	×	L	D _{IN}	I _{DDO}
Outputs Disabled	L	Н	Н	High-Z	I _{DDO}
Standby	н	×	×	High-Z	I _{DDS}

Note: x = don't care. H = logic high. L = logic low.

ABSOLUTE MAXIMUM RATINGS

SYMBOL	RATING	VALUE	UNIT
V _{DD}	Power Supply Voltage	- 0.3 to 7.0	V
V _{IN}	Input Voltage	- 0.3* to 7.0	V
V _{I/O}	Input/Output Voltage	- 0.5* to V _{DD} + 0.5	V
P _D	Power Dissipation	1.0/0.6 **	w
Tsolder	Soldering Temperature (10 s)	260	°C
Tstrg	Storage Temperature	– 55 to 150	°C
Topr	Operating Temperature	0 to 70	°C

^{* - 3.0} V when measured at a pulse width of 50 ns

^{**} SOP

DC RECOMMENDED OPERATING CONDITIONS (Ta = 0° to 70°C)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V_{DD}	Power Supply Voltage	4.5	5.0	5.5	
V _{IH}	Input High Voltage	2.2	-	V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	- 0.3*	_	0.8	
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	

^{* - 3.0} V when measured at a pulse width of 50 ns

DC CHARACTERISTICS (Ta = 0° to 70° C, $V_{DD} = 5 \text{ V} \pm 10\%$)

SYMBOL	PARAMETER	TEST CONDITION		MIN	TYP	MAX	UNIT
I _{IL}	Input Leakage Current	V _{IN} = 0 V to V _{DD}		-	_	± 1.0	μΑ
I _{OH}	Output High Current	V _{OH} = 2.4 V		- 1.0	-	-	mA
I _{OL}	Output Low Current	V _{OL} = 0.4 V		4.0	-	-	mA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH}$ or R/W = V_{IL} or $\overline{OE} = V_{II}$ $V_{OUT} = 0$ V to V_{DD}				± 1.0	μΑ
I _{DDO1}		CE = V _{IL} R/W = V _{IH} , I _{OUT} = 0 mA	$t_{cycle} = 1 \mu s$	-	10	-	mA
10001	Consusting Consust	Other Inputs = V _{IH} /V _{IL}	t _{cycle} = min	-	_	70	
Innas	Operating Current	$\overline{CE} = 0.2 \text{ V}$ R/W = V _{DD} - 0.2 V, I _{OUT} = 0 mA	$t_{cycle} = 1 \mu s$	1	5	-	mA
I _{DDO2}		Other Inputs = $V_{DD} - 0.2 \text{ V/} 0.2 \text{ V}$	t _{cycle} = min	_	_	60	1112
I _{DDS1}		CE = V _{IH}	•	_	_	3	mA
I _{DDS2}	Standby Current	<u>CE</u> = V _{DD} − 0.2 V	$Ta = 0^{\circ} to 70^{\circ}C$	_	_	20	μΑ
לאטטי		$V_{DD} = 2.0 \text{ to } 5.5 \text{ V}$	Ta = 25°C	-	0.3	2	μΑ

<u>CAPACITANCE</u> (Ta = 25° C, f = 1 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
CIN	Input Capacitance	$V_{IN} = GND$	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

1998-08-05 3/11

AC CHARACTERISTICS AND OPERATING CONDITIONS (Ta = 0° to 70°C, V_{DD} = 5 V ± 10%)

READ CYCLE

	PARAMETER		TC55257DPL/DFL/DFTL/DTRL					
SYMBOL			-55L		-70L		- 8 5L	
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{RC}	Read Cycle Time	55	_	70	-	85	_	
t _{ACC}	Address Access Time	_	55	_	70	_	85	
t _{CO}	Chip Enable Access Time	-	55	_	70	_	85	
t _{OE}	Output Enable Access Time	_	30	_	35	_	45	
t _{COE}	Chip Enable Low to Output Active	10	_	10	-	10	-	ns
t _{OEE}	Output Enable Low to Output Active	5	_	5	-	5	_	
t _{OD}	Chip Enable High to Output High-Z	_	20	_	25	_	30	
t _{ODO}	Output Enable High to Output High-Z	_	20	_	25	_	30	
t _{OH}	Output Data Hold Time	10	-	10	_	10	_	

WRITE CYCLE

			TC55	5257DPL/D	FL/DFTL/E	TL/DTRL			
SYMBOL	PARAMETER	-5	-55L -7		0L	- 8 5L		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
t _{WC}	Write Cycle Time	55	_	70	_	85	_		
t _{WP}	Write Pulse Width	45	_	50	_	60	_		
t _{CW}	Chip Enable to End of Write	50	_	60	_	65	_		
t _{AS}	Address Setup Time	0	_	0	_	0	_		
t _{WR}	Write Recovery Time	0	_	0	_	0	_	ns	
t _{ODW}	R/W Low to Output High-Z	_	20	-	25	_	30		
t _{OEW}	R/W High to Output Active	5	_	5	_	5	_		
t _{D\$}	Data Setup Time	25	_	30	_	40	_		
t _{DH}	Data Hold Time	0	-	0	_	0	_		

AC TEST CONDITIONS

Output load: 30 pF + one TTL gate (-55L)

100 pF + one TTL gate (-70L, -85L)


Input pulse level: 0.6 V, 2.4 V

Timing measurements: 1.5 V Reference level: 1.5 V


 t_R , t_F : 5 ns

TIMING DIAGRAMS


READ CYCLE (See Note 1)



WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)



WRITE CYCLE 2 (CE CONTROLLED) (See Note 4)



Note: (1) R/W remains HIGH for the read cycle.

- (2) If $\overline{\text{CE}}$ goes LOW coincident with or after R/W goes LOW, the outputs will remain at high impedance.
- (3) If $\overline{\text{CE}}$ goes HIGH coincident with or before R/W goes HIGH, the outputs will remain at high impedance.
- (4) If $\overline{\text{OE}}$ is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.


DATA RETENTION CHARACTERISTICS (Ta = 0° to 70°C)

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V_{DH}	Data Retention Supply Voltage		2.0	_	5.5	V
1	l Caralla Caral		_	_	10*	
I _{DD\$2}	Standby Current	V _{DH} = 5.5 V	_	-	20	μΑ
t _{CDR}	Chip Deselect to Data Retention Mode Time		0	-	-	ns
t _R	Recovery Time		t _{RC} (See Note)	_	_	1

^{*} $2 \mu A \text{ (max)}$ at $Ta = 0^{\circ} \text{ to } 40^{\circ} \text{C}$

Note: Read cycle time.


CE CONTROLLED DATA RETENTION MODE



Note: When $\overline{\text{CE}}$ is operating at the V_{IH} level (2.2 V), the standby current is given by I_{DDS1} during the transition of V_{DD} from 4.5 to 2.4 V.

PACKAGE DIMENSIONS (DIP28-P-600-2.54)


Units in mm



Weight: 4.42 g (typ)

PACKAGE DIMENSIONS (SOP28-P-450-1.27)


Units in mm



Weight: 0.79 g (typ)

PACKAGE DIMENSIONS (TSOP I 28-P-0.55)


Units in mm



Weight: 0.22 g (typ)

PACKAGE DIMENSIONS (TSOP I 28-P-0.55A)

Units in mm



Weight: 0.22 g (typ)