

128K x 8 HIGH-SPEED CMOS STATIC RAM

JULY 1997

FEATURES

- High-speed access time: 12, 15, 20, 25 ns
- Low active power: 600 mW (typical)
- Low standby power: 500 μW (typical) CMOS standby
- Output Enable (OE) and two Chip Enable (CE1 and CE2) inputs for ease in applications
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single 5V (±10%) power supply
- Low power version available: IS61C1024L
- Commercial and industrial temperature ranges available

DESCRIPTION


The *ISSI* IS61C1024 and IS61C1024L are very high-speed, low power, 131,072-word by 8-bit CMOS static RAMs. They are fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When $\overline{\text{CE1}}$ is HIGH or CE2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced by using CMOS input levels.

Easy memory expansion is provided by using two Chip Enable inputs, $\overline{\text{CE1}}$ and CE2. The active LOW Write Enable ($\overline{\text{WE}}$) controls both writing and reading of the memory.

The IS61C1024 and IS61C1024L are available in 32-pin 300-mil and 400-mil plastic DIP and SOJ, and TSOP (type 1) packages.

Datasheet. Support




ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1997, Integrated Silicon Solution, Inc.

PIN CONFIGURATION 32-Pin SOJ

NC 🛮 1 32 VCC 31 A15 A16 🛮 2 30 CE2 A14 🛮 3 29 WE A12 🛚 4 A7 🛮 5 28 A13 A6 **□** 6 27 A8 26 A9 A5 🗌 25 A11 A4 🛮 8 24 🕇 ŌĒ A3 🛮 9 23 🗖 A10 A2 🛮 10 22 T CE1 A1 🛮 11 A0 🛮 12 21 1/07 1/00 🛮 13 20 1/06 19 1/05 1/01 🛮 14 I/O2 **1**5 18 1/04 GND **∏** 16 17 1/03

PIN CONFIGURATION 32-Pin TSOP (Type 1)



PIN DESCRIPTIONS

A0-A16	Address Inputs
CE1	Chip Enable 1 Input
CE2	Chip Enable 2 Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Input/Output
Vcc	Power
GND	Ground

OPERATING RANGE

Range	Ambient Temperature	V cc ⁽¹⁾
Commercial	0°C to +70°C	$5V \pm 10\%$
Industrial	–40°C to +85°C	5V ± 10%

Note:

1. Vcc = $5V \pm 5\%$ for 12 ns devices.

TRUTH TABLE

Mode	WE	CE1	CE2	ŌĒ	I/O Operation	Vcc Current
Not Selected	Χ	Н	Х	Χ	High-Z	IsB1, IsB2
(Power-down)	Χ	Χ	L	Χ	High-Z	Isb1, Isb2
Output Disabled	Н	L	Н	Н	High-Z	lcc1, lcc2
Read	Н	L	Н	L	D out	lcc1, lcc2
Write	L	L	Н	Χ	Din	lcc1, lcc2

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
P⊤	Power Dissipation	1.5	W
lout	DC Output Current (LOW)	20	mA

Notes:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	$V_{IN} = 0V$	5	pF
Соит	Output Capacitance	Vout = 0V	7	pF

Notes:

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{CC} = 5.0V$.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
V OH	Output HIGH Voltage	Vcc = Min., IoH = -4.0 mA		2.4	_	V
V OL	Output LOW Voltage	Vcc = Min., IoL = 8.0 mA		_	0.4	V
VIH	Input HIGH Voltage			2.2	Vcc + 0.5	V
VIL	Input LOW Voltage(1)			-0.3	0.8	V
lц	Input Leakage	GND ≤ Vin ≤ Vcc	Com. Ind.	-2 -5	2 5	μΑ
ILO	Output Leakage	GND ≤ Vouт ≤ Vcc Outputs Disabled	Com. Ind.	–2 –5	2 5	μΑ

Notes:

1. $V_{\parallel} = -3.0V$ for pulse width less than 10 ns.