

January 1998

Features

- -10A and -12A, -80V and -100V
- $r_{DS(ON)} = 0.3\Omega$ and 0.4Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Related Literature
 - TB334, "Guidelines for Soldering Surface Mount Components to PC Boards"

Ordering Information

PART NUMBER	PACKAGE	BRAND
IRF9530	TO-220AB	IRF9530
IRF9531	TO-220AB	IRF9531
IRF9532	TO-220AB	IRF9532
IRF9533	TO-220AB	IRF9533
RF1S9530	TO-262AA	RF1S9530
RF1S9530SM	TO-263AB	RF1S9530


NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-263AB variant in the tape and reel, i.e., RF1S9530SM9A.

Description

These are P-Channel enhancement mode silicon gate power field effect transistors. They are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. The high input impedance allows these types to be operated directly from integrated circuits.


Formerly developmental type TA17511.

Symbol




Packaging


JEDEC TO-220AB



JEDEC TO-262AA



JEDEC TO-263A



IRF9530, IRF9531, IRF9532, IRF9533, RF1S9530, RF1S9530SM

Absolute Maximum Ratings $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

	IRF9530, RF1S9530, RF1S9530SM	IRF9531	IRF9532	IRF9533	UNITS
Drain to Source Breakdown Voltage (Note 1)..... V_{DS}	-100	-80	-100	-80	V
Drain to Gate Voltage ($R_{GS} = 20\text{k}\Omega$) (Note 1) V_{DGR}	-100	-80	-100	-80	V
Continuous Drain Current I_D	-12	-12	-10	-10	A
$T_C = 100^\circ\text{C}$ I_D	-7.5	-7.5	-6.5	-6.5	A
Pulsed Drain Current (Note 3) I_{DM}	-48	-48	-40	-40	A
Gate to Source Voltage V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation PD	75	75	75	75	W
Dissipation Derating Factor	0.6	0.6	0.6	0.6	$\text{W}/^\circ\text{C}$
Single Pulse Avalanche Energy Rating (Note 4) E_{AS}	500	500	500	500	mJ
Operating and Storage Temperature T_J, T_{STG}	-55 to 150	-55 to 150	-55 to 150	-55 to 150	$^\circ\text{C}$
Maximum Temperature for Soldering					
Leads at 0.063in (1.6mm) from Case for 10s T_L	300	300	300	300	$^\circ\text{C}$
Package Body for 10s, See Techbrief 334 T_{pkg}	260	260	260	260	$^\circ\text{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^\circ\text{C}$ to $T_J = 125^\circ\text{C}$.

Electrical Specifications $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage IRF9530, IRF9532, RF1S9530, RF1S9530SM	BV_{DSS}	$I_D = -250\mu\text{A}, V_{GS} = 0\text{V}, (\text{Figure 10})$	-100	-	-	V
IRF9531, IRF9533			-80	-	-	V
Gate Threshold Voltage	$V_{GS(\text{TH})}$	$V_{GS} = V_{DS}, I_D = -250\mu\text{A}$	-2	-	-4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Rated } BV_{DSS}, V_{GS} = 0\text{V}$	-	-	-25	μA
		$V_{DS} = 0.8 \times \text{Rated } BV_{DSS}, V_{GS} = 0\text{V}, T_C = 125^\circ\text{C}$	-	-	-250	μA
On-State Drain Current (Note 2) IRF9530, IRF9531, RF1S9530, RF1S9530SM	$I_{D(\text{ON})}$	$V_{DS} > I_{D(\text{ON})} \times r_{DS(\text{ON})\text{MAX}}, V_{GS} = -10\text{V}, (\text{Figure 7})$	-12	-	-	A
IRF9532, IRF9533			-10	-	-	A
Gate to Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}$	-	-	± 100	nA
Drain to Source On Resistance (Note 2) IRF9530, IRF9531, RF1S9530, RF1S9530SM	$r_{DS(\text{ON})}$	$I_D = -6.5\text{A}, V_{GS} = -10\text{V}, (\text{Figures 8, 9})$	-	0.25	0.3	Ω
IRF9532, IRF9533			-	0.3	0.4	Ω
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} > I_{D(\text{ON})} \times r_{DS(\text{ON})\text{Max}}, I_D = -6.5\text{A} (\text{Figure 12})$	2	3.8	-	S
Turn-On Delay Time	$t_{d(\text{ON})}$	$V_{DD} = 50\text{V}, I_D \approx -12\text{A}, R_G = 50\Omega, V_{GS} = 10\text{V}$ $R_L = 4.2\Omega, (\text{Figures 17, 18})$ MOSFET Switching Times are Essentially Independent of Operating Temperature	-	30	60	ns
Rise Time	t_r		-	70	140	ns
Turn-Off Delay Time	$t_{d(\text{off})}$		-	70	140	ns
Fall Time	t_f		-	70	140	ns
Total Gate Charge (Gate to Source + Gate to Drain)	$Q_{g(\text{TOT})}$	$V_{GS} = -10\text{V}, I_D = -12\text{A}, V_{DSS} = 0.8 \times \text{Rated } BV_{DSS}, (\text{Figure 14, 19, 20})$ Gate Charge is Essentially Independent of Operating Temperature	-	25	45	nC
Gate to Source Charge	Q_{gs}		-	13	-	nC
Gate to Drain ("Miller") Charge	Q_{gd}		-	12	-	nC

Electrical Specifications $T_C = 25^\circ\text{C}$, Unless Otherwise Specified **(Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input Capacitance	C_{ISS}	$V_{DS} = -25\text{V}$, $V_{GS} = 0\text{V}$, $f = 1\text{MHz}$, (Figure 11)	-	500	-	pF
Output Capacitance	C_{OSS}		-	300	-	pF
Reverse Transfer Capacitance	C_{RSS}		-	100	-	pF
Internal Drain Inductance	L_D	Measured From the Contact Screw On Tab To Center of Die	-	3.5	-	nH
		Measured From the Drain Lead, 6mm (0.25in) From Package to Center of Die		4.5	-	nH
Internal Source Inductance	L_S	Measured From The Source Lead, 6mm (0.25in) From Header to Source Bonding Pad	-	7.5	-	nH
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	-	1.67	$^\circ\text{C}/\text{W}$
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	Typical Socket Mount	-	-	62.5	$^\circ\text{C}/\text{W}$

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I_{SD}	Modified MOSFET Symbol Showing the Integral Reverse P-N Junction Diode	-	-	-12	A
Pulse Source to Drain Current (Note 2)	I_{SDM}		-	-	-48	A
Source to Drain Diode Voltage (Note 2)	V_{SD}	$T_J = 25^\circ\text{C}$, $I_{SD} = -12\text{A}$, $V_{GS} = 0\text{V}$, (Figure 13)	-	-	-1.5	V
Reverse Recovery Time	t_{rr}	$T_J = 150^\circ\text{C}$, $I_{SD} = -12\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	300	-	ns
Reverse Recovery Charge	Q_{RR}	$T_J = 150^\circ\text{C}$, $I_{SD} = -12\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	1.8	-	μC

NOTES:

2. Pulse test: pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
3. Repetitive rating: pulse width limited by max junction temperature. See Transient Thermal Impedance curve (Figure 3).
4. $V_{DD} = 25\text{V}$, starting $T_J = 25^\circ\text{C}$, $L = 5.2\text{mH}$, $R_G = 25\Omega$, peak $I_{AS} = 12\text{A}$. See Figures 15, 16.

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. OUTPUT CHARACTERISTICS

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 6. SATURATION CHARACTERISTICS





FIGURE 7. TRANSFER CHARACTERISTICS



NOTE: Heating effect of 2μs pulse is minimal.

FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE




FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS