

# Compal confidential


## Schematics Document Intel portability uFCBGA/uFCPGA with ATI-RC300M+SB200 core logic

2003-07-10

REV:0.4

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title		
SCHEMATIC, M/B LA-1861		
Size	Document Number	Rev
	401257	1A
Date:	星期四, 九月 04, 2003	Sheet 1 of 61



- SPR CONN.**
- \*RJ45 CONN
  - \*PS2 x2 CONN
  - \*CRT CONN
  - \*LINE IN JACK
  - \*LINE OUT JACK
  - \*DC JACK
  - \*TVOUT CONN
  - \*PRINTER PORT
  - \*COM PORT
  - \*USB CONN x1
- page 43

Compal Electronics, Inc.		
Title		
SCHEMATIC, M/BLA-1861		
Size	Document Number	Rev
	401257	1A
Date:	星期四, 九月 04, 2003	Sheet 2 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

## Voltage Rails

Power Plane	Description	S0-S1	S3	S5
VIN	Adapter power supply (19V)	NA	NA	NA
B+	AC or battery power rail for power circuit.	NA	NA	NA
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VCCVID	The voltage for Processor VID select	ON	OFF	OFF
+1.25VS	1.25V switched power rail for DDR Vtt	ON	OFF	OFF
+1.2VS_VGA	1.2V I/O power rail for ATI-VGA M9+X/M10P.	ON	OFF	OFF
+1.5VS	1.5V I/O power rail for ATI-RS300M/RC300M NB AGP.	ON	OFF	OFF
+1.8VS	1.8V switched power rail for ATI-RS300M/RC300M NB.	ON	OFF	OFF
+2.5VALW	2.5V always on power rail	ON	ON	ON*
+2.5V	2.5V system power rail for DDR	ON	ON	OFF
+2.5VS	2.5V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+3V	3.3V system power rail for SB,LAN,CardReader and HUB.	ON	ON	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+12VALW	12V always on power rail	ON	ON	ON*
+12VS	12Vswitched power rail on power rail	ON	OFF	OFF
RTCVCC	RTC power	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

## External PCI Devices

DEVICE	IDSEL #	REQ/GNT #	PIRQ
NB Internal VGA	N/A	N/A	A
AGP BUS	AGP_DEVSEL	N/A	A
SOUTHBRIDGE	AD31 (INT.)	N/A	N/A
USB	AD30 (INT.)	N/A	D
AC97	AD31 (INT.)	N/A	B
ATA 100	AD31 (INT.)	N/A	A
ETHERNET	AD24 (INT.)	N/A	C
1394	AD16	0	A
LAN	AD19	1	D
CARD BUS	AD20	2	A/B
Wireless LAN	AD18	3	C
VIA6202 USB20	AD27	4	A/B/C

## I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0 X
DDR SO-DIMM 1	A2	1 0 1 0 0 0 1 X
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 X

## Symbol Note :

 : means Digital Ground

 : means Analog Ground

@ : means just reserve , no build

M9@ : means just build when no external AGP VGA chip build in .

M9+/M10@ : means just build when M9+XC or M10 build in

M9+@ : means just build when M9+XC chip build in .

M10@ : means just build when M10 chip build in .

NSPR@ : means just build when no SPR build in .

SPR@ : means just build when SPR build in .

8100S@ : means just build when 8100S build in .

1394@ : means just build when 1394 build in .

MDC@ : means just build when MDC build in .


## Board ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra	100K +/- 5%			
Board ID	Rb	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	0.4
4	1.0
5	
6	
7	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
File		
SCHEMATIC, M/B LA-1861		
Size	Document Number	Rev
	401257	1A
Date:	星期四, 九月 04, 2003	Sheet 3 of 61






Reference Intel document  
 Desktop P4 Spec.: 10988 P4 0.13u 512KB L2 EMTS Rev.2.0  
 Desktop Prescott Spec.: 11910 Prescott EMTS Rev.0.5

Pin number	Northwood Pin name	Comment	Prescott Pin name	Comment	Northwood Pin name	MT Pin name	Comment	Northwood	Prescott	Northwood MT
A6	TESTH11	Pull-up 200ohm to +VCC_CORE	TESTH11	Pull-up 62ohm to +VCC_CORE	GHI		Connect to PLD CPUFBF through 0ohm	Pop	Pop	Pop
B6	FERR#	Pull-up 62ohm to +VCC_CORE	FERR#/PBE#	Pull-up 62ohm to +VCC_CORE	FERR#		Pull-up 62ohm to +VCC_CORE	Pop	Pop	Pop
AA20	ITPCLKOUT0	Pull-up 56ohm to +VCC_CORE	TESTH16	Pull-up 62ohm to +VCC_CORE	ITPCLKOUT0		Pull-up 56ohm to +VCC_CORE	Pop	Pop	Pop
AB22	ITPCLKOUT1	Pull-up 56ohm to +VCC_CORE	TESTH17	Pull-up 62ohm to +VCC_CORE	ITPCLKOUT1		Pull-up 56ohm to +VCC_CORE	Pop	Pop	Pop
AD2	NC	float	VIDPWRGD	Pull-up 2.43K ohm to +VCCVID	NC		float	Depop	Pop	Depop
AD3	NC	float	VID5	Pull-up 1Kohm to +3VRUN & connect to PWRIC	NC		float	Depop	Pop	Depop
AF3	NC	float	VCCVIDLB	Connect to +VCCVID	NC		float	Depop	Pop	Depop
AD20	VCCA	Connect to CPU Filter	VCCIOPLL	Connect to CPU Filter	VCCA		Connect to CPU Filter			
AE23	VCCIOPLL	Connect to CPU Filter	VCCA	Connect to CPU Filter	VCCIOPLL		Connect to CPU Filter			
AD1	VSS	Connect to GND	BOOTSELECT	CPU determine	VSS		Connect to GND	Pop	Depop	Pop
AE26	VSS	Connect to GND	OPTIMIZED/COMPAT#	float	VSS		Connect to GND	Pop	Depop	Pop
AD25	TESTH12	Pull-up 200ohm to +VCC_CORE	TESTH12	Pull-up 62ohm to +VCC_CORE	DPSLP		Connect to PLD through 0ohm	Pop	Pop	Pop

Note: pop in page53






**Decoupling Reference Document:**  
Springdale Chipset Platform Design guide Rev1.11  
(12474)page239

**Decoupling Reference Requirement:**  
560uF Polymer, ESR:5m ohm(each) \* 10  
22uF X5R \* 32





<b>Compal Electronics, Inc.</b>		
Title <b>SCHEMATIC, M/B LA-1861</b>		
Size	Document Number <b>401257</b>	Rev 1A
Date	日期 1, 九月 04, 2003	Sheet 6 of 61

### Thermal Sensor ADM1032AR



H\_THERMDA > H\_THERMDA <5>  
H\_THERMDC > H\_THERMDC <5>


Address:1001\_100X



Compal Electronics, Inc.		
Title		
SCHEMATIC, MB LA-1861		
Size	Document Number	Rev
	401257	1A
Date:	日期	Sheet
2003.09.19		7 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

H\_A#[3..31] H\_A#[3..31] <->  
 H\_REQ#[0..4] H\_REQ#[0..4] <->  
 H\_D#[0..63] H\_D#[0..63] <->



TESTMODE	RS200 MODE
LOW	NORMAL MODE
HIGH	TEST MODE

**Compal Electronics, Inc.**

Title  
**SCHEMATIC, M/B LA-1861**

Size	Document Number <b>401257</b>	Rev 1A
Date	星期四, 九月 04, 2003	Sheet 8 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





<13,25> A\_AD[0..31] A\_AD[0..31]  
 <25> A\_CBE#[0..3] A\_CBE#[0..3]

U11C  
 A\_AD0 AK5 ALINK\_AD0  
 A\_AD1 AJ5 ALINK\_AD1  
 A\_AD2 AJ4 ALINK\_AD2  
 A\_AD3 AH4 ALINK\_AD3  
 A\_AD4 AJ3 ALINK\_AD4  
 A\_AD5 AJ2 ALINK\_AD5  
 A\_AD6 AH2 ALINK\_AD6  
 A\_AD7 AH1 ALINK\_AD7  
 A\_AD8 AG2 ALINK\_AD8  
 A\_AD9 AG1 ALINK\_AD9  
 A\_AD10 AG3 ALINK\_AD10  
 A\_AD11 AF3 ALINK\_AD11  
 A\_AD12 AF1 ALINK\_AD12  
 A\_AD13 AF2 ALINK\_AD13  
 A\_AD14 AF4 ALINK\_AD14  
 A\_AD15 AE3 ALINK\_AD15  
 A\_AD16 AE4 ALINK\_AD16  
 A\_AD17 AE5 ALINK\_AD17  
 A\_AD18 AE2 ALINK\_AD18  
 A\_AD19 AE6 ALINK\_AD19  
 A\_AD20 AC4 ALINK\_AD20  
 A\_AD21 AB3 ALINK\_AD21  
 A\_AD22 AB2 ALINK\_AD22  
 A\_AD23 AB3 ALINK\_AD23  
 A\_AD24 AB3 ALINK\_AD24  
 A\_AD25 AA2 ALINK\_AD25  
 A\_AD26 AA4 ALINK\_AD26  
 A\_AD27 AA5 ALINK\_AD27  
 A\_AD28 AA6 ALINK\_AD28  
 A\_AD29 Y3 ALINK\_AD29  
 A\_AD30 Y5 ALINK\_AD30  
 A\_AD31 Y6 ALINK\_AD31

PCI Bus 0 / A-Link I/F  
 PCI Bus 1 / AGP Bus (GPIO, TMDs, ZVPort)

A\_CBE#0 AG4C ALINK\_CBE#0  
 A\_CBE#1 AE2C ALINK\_CBE#1  
 A\_CBE#2 AC3C ALINK\_CBE#2  
 A\_CBE#3 AA3C ALINK\_CBE#3

A\_PAR AD5 PCI\_PAR/ALINK\_NC  
 A\_STROBE# AC6C PCI\_FRAME#/ALINK\_STROBE#  
 A\_ACAT# AC5C PCI\_IRDY#/ALINK\_ACAT#  
 A\_END# AD2C PCI\_TRDY#/ALINK\_END#  
 <25> A\_DEVSEL# AD3C INTA#  
 <25> A\_OFF# AD6C ALINK\_DEVSEL#  
 <25> A\_SBRREQ# W5C ALINK\_SBRREQ#  
 <25> A\_SBGNT# W6C ALINK\_SBGNT#  
 <25> A\_REQ#0 V5C PCI\_REQ#/ALINK\_NC  
 <25> A\_STOP#0 V6C PCI\_GNT#/ALINK\_NC

AGP2\_GNT#/AGP3\_GNT K5C  
 AGP2\_REQ#/AGP3\_REQ K6C  
 AGP8X\_DET# M5  
 AGP2\_GNT#/AGP3\_GNT K5C  
 AGP2\_REQ#/AGP3\_REQ K6C  
 AGP8X\_DET# M5  
 AGP2\_GNT#/AGP3\_GNT K5C  
 AGP2\_REQ#/AGP3\_REQ K6C  
 AGP8X\_DET# M5

AGP2\_VREF/TMDS\_VREF J6  
 AGP\_COMP J5  
 AGP2\_VREF/TMDS\_VREF J6  
 AGP\_COMP J5

218RC300M\_BGA\_718

4X	169_0402_1%	71.5_0402_1%
8X	169_0402_1%	71.5_0402_1%
RA	1K_0603_1%	324_0603_1%
RB	1K_0603_1%	324_0603_1%
RC	1K_0603_1%	100_0603_1%

AGP2\_SBSTB/AGP3\_SBSTB/NCLVDS\_BLON E5  
 AGP2\_SBSTB/AGP3\_SBSTB/NC/ENA\_BL E6  
 AGP2\_ADSTB0/AGP3\_ADSTB0/TMD2\_CLK# U2  
 AGP2\_ADSTB0/AGP3\_ADSTB0/TMD2\_CLK G3  
 AGP2\_ADSTB1/AGP3\_ADSTB1/TMD1\_CLK# H2  
 AGP2\_ADSTB1/AGP3\_ADSTB1/TMD1\_CLK H2  
 AGP2\_CBE#0/R33 AGP\_CBE#0  
 AGP2\_CBE#1/R34 AGP\_CBE#1  
 AGP2\_CBE#2/R35 AGP\_CBE#2  
 AGP2\_CBE#3/R36 AGP\_CBE#3  
 AGP2\_IRDY# R6 AGP\_IRDY# <16>  
 AGP2\_TRDY# R7 AGP\_TRDY# <16>  
 AGP2\_STOP# T5 AGP\_STOP# <16>  
 AGP2\_PAR# T6 AGP\_PAR# <16>  
 AGP2\_FRAME# R8 AGP\_FRAME# <16>  
 AGP2\_DEVSEL# R9 AGP\_DEVSEL# <16>  
 AGP2\_DBI\_HI C1 AGP\_DBI\_HI <16>  
 AGP2\_DBI\_LO D3 AGP\_DBI\_LO <16>  
 AGP2\_RBF# N6 AGP\_RBF# <16>  
 AGP2\_WBF# N5 AGP\_WBF# <16>  
 AGP2\_SBA0/AGP3\_SBA0/GPIO/VDDC\_CNTL0 C3  
 AGP2\_SBA1/AGP3\_SBA1/GPIO1/VDDC\_CNTL1 C2  
 AGP2\_SBA2/AGP3\_SBA2/GPIO2/LVDS\_BLON# D4  
 AGP2\_SBA3/AGP3\_SBA3/GPIO3/LVDS\_DIGON# F4  
 AGP2\_SBA4/AGP3\_SBA4/GPIO4/STP\_AGP# E6  
 AGP2\_SBA5/AGP3\_SBA5/GPIO5/AGP\_BUSY# F8  
 AGP2\_SBA6/AGP3\_SBA6/GPIO6/LVDS\_SSOUT G6  
 AGP2\_SBA7/AGP3\_SBA7/GPIO7/LVDS\_SSN G5  
 AGP\_ST0 L6  
 AGP\_ST1 M6  
 AGP\_ST2 L5

AGP\_AD0 Y2 AGP\_AD0  
 AGP\_AD1 W3 AGP\_AD1  
 AGP\_AD2 W3 AGP\_AD2  
 AGP\_AD3 V3 AGP\_AD3  
 AGP\_AD4 V2 AGP\_AD4  
 AGP\_AD5 V1 AGP\_AD5  
 AGP\_AD6 U3 AGP\_AD6  
 AGP\_AD7 T2 AGP\_AD7  
 AGP\_AD8 R2 AGP\_AD8  
 AGP\_AD9 R2 AGP\_AD9  
 AGP\_AD10 P2 AGP\_AD10  
 AGP\_AD11 P2 AGP\_AD11  
 AGP\_AD12 N3 AGP\_AD12  
 AGP\_AD13 N2 AGP\_AD13  
 AGP\_AD14 M3 AGP\_AD14  
 AGP\_AD15 M2 AGP\_AD15  
 AGP\_AD16 L4 AGP\_AD16  
 AGP\_AD17 L2 AGP\_AD17  
 AGP\_AD18 K3 AGP\_AD18  
 AGP\_AD19 K2 AGP\_AD19  
 AGP\_AD20 J3 AGP\_AD20  
 AGP\_AD21 J2 AGP\_AD21  
 AGP\_AD22 J1 AGP\_AD22  
 AGP\_AD23 F3 AGP\_AD23  
 AGP\_AD24 F3 AGP\_AD24  
 AGP\_AD25 G2 AGP\_AD25  
 AGP\_AD26 F2 AGP\_AD26  
 AGP\_AD27 F1 AGP\_AD27  
 AGP\_AD28 E2 AGP\_AD28  
 AGP\_AD29 E1 AGP\_AD29  
 AGP\_AD30 D2 AGP\_AD30  
 AGP\_AD31 D1 AGP\_AD31


AGP2\_SBSTB/AGP3\_SBSTB/NC/LVDS\_BLON E5  
 AGP2\_SBSTB/AGP3\_SBSTB/NC/ENA\_BL E6  
 AGP2\_ADSTB0/AGP3\_ADSTB0/TMD2\_CLK# U2  
 AGP2\_ADSTB0/AGP3\_ADSTB0/TMD2\_CLK G3  
 AGP2\_ADSTB1/AGP3\_ADSTB1/TMD1\_CLK# H2  
 AGP2\_ADSTB1/AGP3\_ADSTB1/TMD1\_CLK H2

AGP2\_CBE#0/R33 AGP\_CBE#0  
 AGP2\_CBE#1/R34 AGP\_CBE#1  
 AGP2\_CBE#2/R35 AGP\_CBE#2  
 AGP2\_CBE#3/R36 AGP\_CBE#3



AGP2\_IRDY# R6 AGP\_IRDY# <16>  
 AGP2\_TRDY# R7 AGP\_TRDY# <16>  
 AGP2\_STOP# T5 AGP\_STOP# <16>  
 AGP2\_PAR# T6 AGP\_PAR# <16>  
 AGP2\_FRAME# R8 AGP\_FRAME# <16>  
 AGP2\_DEVSEL# R9 AGP\_DEVSEL# <16>  
 AGP2\_DBI\_HI C1 AGP\_DBI\_HI <16>  
 AGP2\_DBI\_LO D3 AGP\_DBI\_LO <16>  
 AGP2\_RBF# N6 AGP\_RBF# <16>  
 AGP2\_WBF# N5 AGP\_WBF# <16>

AGP2\_SBA0/AGP3\_SBA0/GPIO/VDDC\_CNTL0 C3  
 AGP2\_SBA1/AGP3\_SBA1/GPIO1/VDDC\_CNTL1 C2  
 AGP2\_SBA2/AGP3\_SBA2/GPIO2/LVDS\_BLON# D4  
 AGP2\_SBA3/AGP3\_SBA3/GPIO3/LVDS\_DIGON# F4  
 AGP2\_SBA4/AGP3\_SBA4/GPIO4/STP\_AGP# E6  
 AGP2\_SBA5/AGP3\_SBA5/GPIO5/AGP\_BUSY# F8  
 AGP2\_SBA6/AGP3\_SBA6/GPIO6/LVDS\_SSOUT G6  
 AGP2\_SBA7/AGP3\_SBA7/GPIO7/LVDS\_SSN G5

AGP\_ST0 L6  
 AGP\_ST1 M6  
 AGP\_ST2 L5




For integrated graphics



SST Ratio Selection Table For SM560

Input Freq. Range	S1=1 S0=M	S1=0 S0=1	S1=1 S0=1	S1=M S0=1
60~70MHz	2.5%	1.9%	1.2%	1.0%
70~80MHz	2.4%	1.8%	1.1%	0.9%
80~100MHz	2.3%	1.6%	1.1%	0.9%
100~108MHz	2.0%	1.4%	1.0%	0.8%




"1" = Pull-Up ; "0" = Pull-Down ;  
 "M" = Pull-up & Pull-Down



Note: PLACE CLOSE TO (NB RC300M)



Compal Electronics, Inc.  
 SCHEMATIC, M/LA-1861  
 Title: \_\_\_\_\_  
 Size: \_\_\_\_\_ Document Number: 401257  
 Date: 星期四, 九月 04, 2003 Sheet 10 of 61  
 Rev 1A

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


<b>Compal Electronics, Inc.</b>		
Title <b>SCHEMATIC, M/B LA-1861</b>		
Size	Document Number <b>401257</b>	Rev 1A
Date	星期四, 九月 04, 2003	Sheet 11 of 61



<b>Compal Electronics, Inc.</b>		
Title		
SCHEMATIC, M/B LA-1861		
Size	Document Number	Rev
	401257	1A
Date:	星期四, 九月 04, 2003	Sheet 12 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<10,25> A\_AD[0..31]  A\_AD[0..31]  
 <10,25> A\_CBE#[0..3]  A\_CBE#[0..3]



**A\_AD[31..30] : FSB CLK SPEED**  
 DEFAULT: 01  
 00: 100 MHZ  
 01: 133 MHZ  
 10: 200MHZ  
 11: 166 MHZ

**A\_AD29: STRAP CONFIGURATION**  
 DEFAULT:1  
 0: REDUCESET  
 1: FULL SET

**A\_AD28: SPREAD SPECTRUM ENABLE**  
 DEFAULT:0  
 0: DISABLE  
 1: ENABLE

**A\_AD27: FrcShortReset#**  
 DEFAULT: 1  
 0: TEST MODE  
 1: NORMAL MODE

**A\_AD26 : ENABLE IOQ**  
 DEFAULT: 1  
 0: IOQ=1  
 1: IOQ=12

**A\_AD25/A\_AD17 : CPU VOLTAGE[1..0]**  
 DEFAULT: 00  
 00: 1.05V  
 01: 1.35V  
 11: 1.75V  
 10: 1.45V


**A\_AD24 : MOBILE CPU SELECT**  
 DEFAULT: 1  
 0: BANIAS CPU  
 1: OTHER CPU

**A\_AD23 : CLOCK BYPASS DISABLE**  
 DEFAULT: 1  
 0: TEST MODE  
 1: NORMAL


**A\_AD22 : OSC PAD OUTPUT PCICLK**  
 DEFAULT : 1  
 0: OSC CLK OUT  
 1: PCICLK OUT

**A\_AD21 : AUTO\_CAL ENABLE**  
 DEFAULT : 1  
 0: DISABLE  
 1: ENABLE

**A\_AD20 : INTERNAL CLK GEN ENABLE**  
 DEFAULT : 0  
 0: DISABLE  
 1: ENABLE



**A\_AD18 : ENABLE PHASE CALIBRATION**  
 DEFAULT: 0  
 0: ENABLE  
 1: DISABLE




**PAR: EXTENDED DEBUG MODE**  
 DEFAULT : 1  
 0: DEBUG MODE  
 1: NORMAL

<b>Compal Electronics, Inc.</b>			
Title <b>SCHEMATIC, M/B LA-1861</b>			
Size	Document Number	Rev	
	<b>401257</b>	1A	
Date:	星期四, 九月 04, 2003	Sheet	13 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



<9.15> DDRA\_SDQ[0..63]  $\Rightarrow$  DDRA\_SDQ[0..63]  
 <9.15> DDRA\_SDO[0..7]  $\Rightarrow$  DDRA\_SDO[0..7]  
 <9.15> DDRA\_SMA[0..15]  $\Rightarrow$  DDRA\_SMA[0..15]  
 <9.15> DDRA\_SDM[0..7]  $\Rightarrow$  DDRA\_SDM[0..7]



**DIMM1  
REVERSE**



**DIMM0  
STANDARD**



**Compal Electronics, Inc.**

Title: **SCHEMATIC, M/B LA-1861**



Size: Document Number: **401257**

Date: 11/04/2003 Sheet 14 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DDR Termination resistors & Decoupling caps



- <9,14> DDRA\_SDO[0..63] DDRA\_SDO[0..63]
- <9,14> DDRA\_SDQS[0..7] DDRA\_SDQS[0..7]
- <9,14> DDRA\_SMA[0..15] DDRA\_SMA[0..15]
- <9,14> DDRA\_SDM[0..7] DDRA\_SDM[0..7]




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<b>Compal Electronics, Inc.</b>		
title		
<b>SCHEMATIC, M/B LA-1861</b>		
Size	Document Number	Rev
	<b>401257</b>	1A
Date:	日期: 11月04, 2003	Sheet 15 of 61

# AGP, DAC & LVDS INTERFACE



Note: PLACE CLOSE TO VGA CHIP



**Selection Table For W180**

SS%	Spread % Setting for Freq. Range
0	Fin>Fout>Fin-1.25%
1	Fin>Fout>Fin-3.75%

Note: PLACE CLOSE TO U10 (VGA M9+X/M10-P)

**Compal Electronics, Inc.**




**SCHEMATIC, M/BLA-1861**

Title	401257	Rev	1A
Size	Document Number	Date	星期四, 九月 04, 2003
Sheet	16	of	61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





# MEMORY INTERFACE A



<b>Compal Electronics, Inc.</b>			
Title			
<b>SCHEMATIC, M/B LA-1861</b>			
Size	Document Number	Rev	
	<b>401257</b>	1A	
Date:	星期四, 九月 04, 2003	Sheet	17 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


# MEMORY INTERFACE B







<b>Compal Electronics, Inc.</b>			
Title <b>SCHEMATIC, M/B LA-1861</b>			
Size	Document Number	Rev	
	<b>401257</b>	1A	
Date:	星期四, 九月 04, 2003	Sheet	18 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






# POWER INTERFACE



As close as possible to related pin





VGA_CORE for M10P	VGA_CORE for M9+
1.2	1.5V
1.0	1.25V

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


<b>Compal Electronics, Inc.</b>			
Title <b>SCHEMATIC, M/B LA-1861</b>			
Size	Document Number <b>401257</b>	Rev 1A	
Date	星期四, 九月 04, 2003	Sheet	20 of 61

# VGA DDR FOR CHANNEL A





As close as possible to related pin

As close as possible to related pin



NMAA13 N4	BA0	DQ0	B7	R_NMDA11
NMAA12 M5	BA1	DQ1	C6	R_NMDA9
NMAA11 M7	A11	DQ2	B6	R_NMDA10
NMAA10 L6	A10	DQ3	B5	R_NMDA8
NMAA9 M8	A9	DQ4	C2	R_NMDA15
NMAA8 N11	A8	DQ5	D3	R_NMDA14
NMAA7 N10	A7	DQ6	D2	R_NMDA13
NMAA6 N9	A6	DQ7	E2	R_NMDA12
NMAA5 M9	A5	DQ8	K13	R_NMDA23
NMAA4 N8	A4	DQ9	K12	R_NMDA22
NMAA3 N7	A3	DO10	J13	R_NMDA21
NMAA2 M6	A2	DO11	J12	R_NMDA20
NMAA1 N6	A1	DO12	G13	R_NMDA19
NMAA0 N5	A0	DO13	G12	R_NMDA18
		DO14	F13	R_NMDA17
		DO15	F12	R_NMDA16
NDQMA1 B3	DM0	DO16	F3	R_NMDA6
NDQMA2 H12	DM1	DO17	F2	R_NMDA7
NDQMA0 H3	DM2	DO18	G3	R_NMDA4
NDQMA3 B12	DM3	DO19	G2	R_NMDA5
		DO20	J3	R_NMDA2
NDQSA1 B2	DQS0	DO21	J2	R_NMDA3
NDQSA2 H13	DQS1	DO22	K2	R_NMDA1
NDQSA0 H2	DQS2	DO23	K3	R_NMDA0
NDQSA3 B13	DQS3	DO24	E13	R_NMDA31
		DO25	D13	R_NMDA30
		DO26	D12	R_NMDA28
		DO27	C13	R_NMDA29
		DO28	B9	R_NMDA27
		DO29	C9	R_NMDA25
		DO30	C8	R_NMDA26
		DO31	B8	R_NMDA24
		VDDQ	C3	
		VDDQ	C5	
		VDDQ	C7	
		VDDQ	C8	
		VDDQ	C10	
		VDDQ	C12	
		VDDQ	E12	
		VDDQ	F4	
		VDDQ	F11	
		VDDQ	G4	
		VDDQ	G11	
		VDDQ	J4	
		VDDQ	J11	
		VDDQ	K4	
		VDDQ	K11	
		VDD	D7	
		VDD	D8	
		VDD	E4	
		VDD	E11	
		VDD	L4	
		VDD	L7	
		VDD	L8	
		VDD	L11	
		VSS	B4	
		VSS	B11	
		VSS	D4	
		VSS	D5	
		VSS	D8	
		VSS	D9	
		VSS	D10	
		VSS	D11	
		VSS	E6	
		VSS	E7	
		VSS	F5	
		VSS	F8	
		VSS	F9	
		VSS	G6	
		VSS	G7	
		VSS	G8	
		VSS	G9	
		VSS	H7	
		VSS	H8	
		VSS	H9	
		VSS	J6	
		VSS	J7	
		VSS	J8	
		VSS	J9	
		VSS	K6	
		VSS	K7	
		VSS	K8	
		VSS	K9	
		VSS	L5	
		VSS	L10	
		VSS	K5	
		VSS	K10	

NMAA13 N4	BA0	DQ0	B7	R_NMDA55
NMAA12 M5	BA1	DQ1	C6	R_NMDA53
NMAA11 M7	A11	DQ2	B6	R_NMDA54
NMAA10 L6	A10	DQ3	B5	R_NMDA52
NMAA9 M8	A9	DQ4	C2	R_NMDA51
NMAA8 N11	A8	DQ5	D2	R_NMDA49
NMAA7 N10	A7	DQ6	E2	R_NMDA48
NMAA6 N9	A6	DO7	K13	R_NMDA34
NMAA5 M9	A5	DO8	K12	R_NMDA35
NMAA4 N8	A4	DO9	J13	R_NMDA32
NMAA3 N7	A3	DO10	J12	R_NMDA33
NMAA2 M6	A2	DO11	G13	R_NMDA39
NMAA1 N6	A1	DO12	G12	R_NMDA38
NMAA0 N5	A0	DO13	F13	R_NMDA36
		DO14	F12	R_NMDA37
		DO16	F3	R_NMDA47
		DO17	F2	R_NMDA46
		DO18	G3	R_NMDA45
		DO19	G2	R_NMDA44
		DO20	J3	R_NMDA43
		DO21	J2	R_NMDA42
		DO22	K3	R_NMDA41
		DO23	E13	R_NMDA63
		DO25	D13	R_NMDA62
		DO26	D12	R_NMDA60
		DO27	C13	R_NMDA61
		DO28	B9	R_NMDA59
		DO29	C9	R_NMDA57
		DO30	C8	R_NMDA58
		DO31	B8	R_NMDA56
		VDDQ	C3	
		VDDQ	C5	
		VDDQ	C7	
		VDDQ	C8	
		VDDQ	C10	
		VDDQ	C12	
		VDDQ	E12	
		VDDQ	F4	
		VDDQ	F11	
		VDDQ	G4	
		VDDQ	G11	
		VDDQ	J4	
		VDDQ	J11	
		VDDQ	K4	
		VDDQ	K11	
		VDD	D7	
		VDD	D8	
		VDD	E4	
		VDD	E11	
		VDD	L4	
		VDD	L7	
		VDD	L8	
		VDD	L11	
		VSS	B4	
		VSS	B11	
		VSS	D4	
		VSS	D5	
		VSS	D8	
		VSS	D9	
		VSS	D10	
		VSS	D11	
		VSS	E6	
		VSS	E7	
		VSS	F5	
		VSS	F8	
		VSS	F9	
		VSS	G6	
		VSS	G7	
		VSS	G8	
		VSS	G9	
		VSS	H7	
		VSS	H8	
		VSS	H9	
		VSS	J6	
		VSS	J7	
		VSS	J8	
		VSS	J9	
		VSS	K6	
		VSS	K7	
		VSS	K8	
		VSS	K9	
		VSS	L5	
		VSS	L10	
		VSS	K5	
		VSS	K10	



M9+M10@K4D263238A\_FBGA144


M9+M10@K4D263238A\_FBGA144

**Compal Electronics, Inc.**


**SCHEMATIC, M/B LA-1861**

Title	SCHEMATIC, M/B LA-1861		
Size	Document Number	Rev	1A
	<b>401257</b>		
Date:	星期四, 九月 04, 2003	Sheet	21 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




As close as possible to related pin




As close as possible to related pin



# VGA DDR FOR CHANNEL B




M9+M10@K4D263238A\_FBGA144



M9+M10@K4D263238A\_FBGA144

<b>Compal Electronics, Inc.</b>		
<b>SCHEMATIC, M/B LA-1861</b>		
Size	Document Number	Rev
	<b>401257</b>	1A
Date:	星期四, 九月 04, 2003	Sheet 22 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



**CLOCK FREQUENCY SELECT TABLE**

FS4	FS3	FS2	FS1	FS0	CPU	MEM	With Spread Enabled...
0	0	0	1	0	200	200	Spread OFF OR Center spread +/-0.3%
0	0	0	0	1	133	133	
0	0	0	0	0	100	100	

Note: 0 = PULL LOW  
1 = PULL HIGH


**A-LINK FREQ**

PCI33/66# = HIGH	66MHZ
PCI33/66# = LOW	33MHZ

A\_AD[31..30] : FSB CLK SPEED

DEFAULT: 01


- 00: 100 MHZ
- 01: 133 MHZ
- 10: 200MHZ
- 11:166 MHZ




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<b>Compal Electronics, Inc.</b>		
<b>SCHEMATIC, M/B LA-1861</b>		
Title		
Size	Document Number	Rev
	<b>401257</b>	1A
Date:	星期四, 九月 04, 2003	Sheet 23 of 61


### LCD CONN




The cap.'s coisely to LCD CONN.



### TV\_OUT CONNECTOR



### CRT CONNECTOR




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<b>Compal Electronics, Inc.</b>		
<b>SCHEMATIC, M/B LA-1861</b>		
Title	Document Number	Rev
	<b>401257</b>	1A
Size	Document Number	Rev
Custom		
Date: 星期四, 九月 04, 2003	Sheet 24 of 61	






<10,13> A\_AD[0..31] — A\_AD[0..31]  
<10> A\_CBE#[0..3] — A\_CBE#[0..3]

Layout note: Trace length of PCI\_CLK\_R + PCI\_CLK\_FB should be less than 200 mils.











<b>Compal Electronics, Inc.</b>			
Title			
SCHEMATIC, M/LA-1861			
Size	Document Number	Rev	
	401257	1A	
Date:	星期四, 九月 04, 2003	Sheet	25 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




<b>Compal Electronics, Inc.</b>			
Title			
SCHEMATIC, M/BLA-1861			
Size	Document Number	Rev	
	401257	1A	
Date:	星期四, 九月 04, 2003	Sheet	26 of 61


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



ATI request CLOSE TO L6,H6,J6




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



**REQUIRED SYSTEM STRAPS**



	PWR_STRP	IGN DEBUG EEDO	EECK	AC_SYNC	AC_SDOUT	SPDIF_OUT	SPEEDSTEP CPU_STP#	FREQLTCH TX_EN	ETHERNET TXD[3:0]	32KHZ_S5
STRAP HIGH	MANUAL PWR ON DEFAULT	USE DEBUG STRAPS	ROM ON PCI BUS DEFAULT	INIT ACTIVE HIGH	33MHz NB BUS DEFAULT	SIO 24MHz	ENABLE SPEED STEP	DISABLE CPU FREQ SETTING DEFAULT	PROCESSOR FREQ MULTIPLIER	32KHZ OUTPUT FROM SB200 (INT RTC) DEFAULT
STRAP LOW	AUTO PWR ON	IGNORE DEBUG STRAPS DEFAULT	ROM ON LPC BUS	INIT ACTIVE LOW (Piii) DEFAULT	HI SPEED A-LINK	SIO 48MHz DEFAULT	DISABLE SPEED STEP DEFAULT	ENABLE CPU FREQSETTING		32KHZ INPUT TO SB200 (EXT RTC)




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<b>Compal Electronics, Inc.</b>		
Title <b>SCHEMATIC, M/B LA-1861</b>		
Size	Document Number <b>401257</b>	Rev 1A
Date:	星期四, 九月 04, 2003	Sheet 28 of 61

Placea caps. near HDD CONN.






Placea caps. near CDROM CONN.  
+5VSCD trace to CONN W=100mils



CD-ROM	0	0
2'nd HDD	0	1
NONE	1	1

S13456DV: N CHANNEL  
VGS: 4.5V, RDS: 65 mOHM  
Id(MAX): 5.1A  
VGS,+20V




Compal Electronics, Inc.

SCHEMATIC, M/LA-1861

Title			
Size			
Document Number			
401257			
Rev			
1A			
Date:	星期四, 九月 04, 2003	Sheet	29 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

# CARDBUS CB1420



<b>Compal Electronics, Inc.</b>			
<b>SCHEMATIC, M/B LA-1861</b>			
Title			
Size	Document Number	<b>401257</b>	
Date	星期四, 九月 04, 2003	Sheet	30 of 61




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

# CARDBUS

# SOCKET




# PCMCIA POWER CTRL.



<b>Compal Electronics, Inc.</b>		
Title <b>SCHEMATIC, M/B LA-1861</b>		
Size	Document Number <b>401257</b>	Rev 1A
Date	星期四, 九月 04, 2003	Sheet 31 of 61


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<b>Compal Electronics, Inc.</b>		
<b>SCHEMATIC, M/B LA-1861</b>		
Title		
Size	Document Number	Rev
	<b>401257</b>	1A
Date	星期四, 九月 04, 2003	Sheet 32 of 61






# IEEE 1394 VT6307S


<b>Compal Electronics, Inc.</b>		
Title <b>SCHEMATIC, M/B LA-1861</b>		
Size	Document Number <b>401257</b>	Rev 1A
Date	星期四, 九月 04, 2003	Sheet 33 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<b>Compal Electronics, Inc.</b>		
Title <b>SCHEMATIC, M/B LA-1861</b>		
Size	Document Number <b>401257</b>	Rev 1A
Date	星期四, 九月 04, 2003	Sheet 34 of 61



R345	Pin45	FREQ. SEL
X	X	24.576MHZ
ON	X	14.318MHZ
X	ON	48MHZ



Layout & BOM update 7/21

BOM update 7/15



Part	Value	Part	Value
CDL	C407 1	MD MONR	C398 1
CDR	C400 1	LINEINL_R	C397 1
		LINEINR_R	C393 1

**Compal Electronics, Inc.**


SCHEMATIC, M/B LA-1861

Title	SCHEMATIC, M/B LA-1861	
Size	Document Number	Rev
	401257	1A
Date:	星期四, 九月 04, 2003	Sheet 35 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



MSB3	MSB2	MSB1	MSB0	V <sub>o</sub>	BTL (dB)	SE (dB)
0	0	0	0	0		
0	0	0	1	4.7225	20	14
0	0	1	0	4.47	20	14
0	0	1	1	4.34	20	14
0	1	0	0	4.0485	20	14
0	1	0	1	3.86	20	14
0	1	1	0	3.719	20	14
0	1	1	1	3.56		
1	0	0	0	3.4	14	8
1	0	0	1	3.272	12	6
1	0	1	0	3.1659	10	4
1	0	1	1	3.05	8	2
1	1	0	0	2.938	6	0
1	1	0	1	2.84		
1	1	1	0	2.76		
1	1	1	1	2.67		



**Compal Electronics, Inc.**


Title  
**SCHEMATIC, M/B LA-1861**

Size	Document Number	Rev
	<b>401257</b>	1A
Date:	星期四, 九月 04, 2003	Sheet 36 of 61


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

**MDC Note**  
 Pin 1 is NC for Pctel and connexant MDC modem  
 Pin 2 is NC for Pctel and connexant MDC modem




**BlueTooth Interface**




**SWITCH BOARD CONN.**




**5 IN 1 CONN**




**USB CONNECTOR 4 (RIGHT)**




**USB CONNECTOR 3 (LEFT)**




**RJ11 CONN.**



**USB CONNECTOR 1**



**USB CONNECTOR 2**




**Compal Electronics, Inc.**


Title			SCHEMATIC, M/B LA-1861		
Size	Document Number	401257		Rev	1A
Date:	星期四, 九月 04, 2003	Sheet	37	of	61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


# SUPER I/O SMsC FDC47N27



## Serial Port



## FDD CONN.




**Base I/O Address**

0 = 02Eh

\* 1 = 04Eh

## ACES 85203-2602



**Compal Electronics, Inc.**

Title: SCHEMATIC, MB LA-1861


Size: Document Number 401257

Rev: 1A



Date: 星期三, 九月 04, 2003 Sheet 38 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



**INT\_KBD\_CONN.**



**Power BTN**




**Touch Pad & Status LED Conn.**



**Compal Electronics, Inc.**

Title		
SCHEMATIC, M/BLA-1861		
Size	Document Number	Rev
	401257	1A
Date:	星期四, 九月 04, 2003	Sheet 39 of 61


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




BADDR1-0	Index	I/O Address	Data
0 0	2E		2F
0 1	4E		4F
1 0	(HCFGBAH, HCFGBAL)	(HCFGBAH, HCFGBAL)+1	
1 1	Reserved		

	ENVO	ENV1	TRIS
IRE	0	0	0
* OBD	0	1	0
DEV	1	0	0
PROG	1	1	0


SHBM=1: Enable shared memory with host BIOS  
 TRIS=1: While in IRE and OBD, float all the signals for clip-on ISE use



Analog Board ID definition, Please see page 3.










EC DEBUG port



<b>Compal Electronics, Inc.</b>			
Title			
SCHEMATIC, M/BLA-1861			
Size	Document Number	Rev	
	401257	1A	
Date:	星期四, 九月 04, 2003	Sheet	40 of 61


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT BY AUTHORIZED PERSONNEL. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





<b>Compal Electronics, Inc.</b>			
Title			
SCHEMATIC, MB LA-1861			
Size	Document Number	401257	
Date:	日期	Rev	1A
Date: 星期四, 九月 04, 2003		Sheet	41 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






**Compal Electronics, Inc.**

Title		
SCHEMATIC, M/BLA-1861		
Size	Document Number	Rev
	401257	1A
Date:	星期四, 九月 04, 2003	Sheet 42 of 61


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

# SPR 204 PIN



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


<b>Compal Electronics, Inc.</b>		
Title <b>SCHEMATIC, M/B LA-1861</b>		
Size	Document Number <b>401257</b>	Rev 1A
Date	星期四, 九月 04, 2003	Sheet 43 of 61




<b>Compal Electronics, Inc.</b>			
Title: <b>SCHEMATIC, MB LA-1861</b>			
Size	Document Number	Rev	
Custom	<b>401257</b>	1A	
Date:	星期四, 九月 04, 2003	Sheet	44 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


### +2.5VALW to +2.5V Transfer




### +3VALW to +3VS Transfer




### +12VALW TO +12VS Transfer





### +3VALW to +3V Transfer





### +5VALW to +5VS Transfer



### +2.5V to +2.5VS Transfer





### Discharge circuit







Compal Electronics, Inc.

Title		
SCHEMATIC, M/B LA-1861		
Size	Document Number	Rev
	401257	1A
Date:	星期四, 九月 04, 2003	Sheet 45 of 61








THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



**Vin Detector**  
**High 17.58**  
**Low 14.11**




**Precharge detector**  
**15.34 15.90 16.48**  
**13.13 13.71 14.20**




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<b>Compal Electronics, Inc.</b>		
Title <b>SCHEMATIC, M/BLA-1861</b>		
Size	Document Number <b>401257</b>	Rev 1A
Date	-P 期四 九月 04, 2003	Sheet 46 of 61


CHANGE CONNECTER



**PH1 under CPU botten side :**  
 CPU thermal protection at 84 degree C  
 Recovery at 45 degree C




**PH2 near main Battery CONN :**  
 BAT. thermal protection at 79 degree C  
 Recovery at 45 degree C



**Compal Electronics, Inc.**

Title		
SCHEMATIC, MBLA-1861		
Size	Document Number	Rev
	401257	1A
Date:	-P 期四 九月 04, 2003	Sheet 47 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



**iadp=0-4.2A**

**IREF=1.31\*I<sub>charge</sub>**  
**IREF=0.73~3.3V**


**CC=0.5-2.7A**  
**CV=12.6V(9 CELLS LI-ION)**

**OVP voltage : LI**  
**4S3P : 18V--> BATT\_OVP= 2.0V**  
**3S4P/3S3P : 13.5V--> BATT\_OVP= 1.5V**  
**(BATT\_OVP=0.1111 \*VMB)**

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<b>Compal Electronics, Inc.</b>		
Title <b>SCHEMATIC, MBLA-1861</b>		
Size	Document Number <b>401257</b>	Rev 1A
Date:	-P 星期四, 九月 04, 2003	Sheet 48 of 61






PC52 and PC53 LOCATION need change from BOM

+3.3V Ipeak = 6.66A ~ 10A

+5V Ipeak = 6.66A ~ 10A

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<b>Compal Electronics, Inc.</b>		
Title <b>SCHEMATIC, MBLA-1861</b>		
Size	Document Number <b>401257</b>	Rev 1A
Date:	~P期间, 九月 04, 2003	Sheet 49 of 61



PC73 ESR=18m

+1.5VSP



+1.5V Ipeak =

+2.5V Ipeak = 12.06A ~ 22.41A

**Compal Electronics, Inc.**

Title		
SCHEMATIC, M/BLA-1861		
Size	Document Number	R ev
	401257	1A
Date:	-P 期四, 九月 04, 2003	Sheet 50 of 61




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




**Compal Electronics, Inc.**

Title		
SCHEMATIC, M/BLA-1861		
Size	Document Number	Rev
	401257	1A
Date:	-P 期四, 九月 04, 2003	Sheet 51 of 61




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



**+5VALWP**




**+3VALWP**




POWER_SEL		VGA_CORE for M9+	
L	1.5V	PR103 = 8.06K_0603_1%	
H	1.25V	PR107 = 5.23K_0603_1%	
POWER_SEL		VGA_CORE for M10P	
L	1.2V	PR103 = 4.64K_0603_1%	
H	1.0V	PR107 = 4.87K_0603_1%	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



<b>Compal Electronics, Inc.</b>			
Title <b>SCHEMATIC, M/BLA-1861</b>			
Size	Document Number	Rev	
	<b>401257</b>	<b>1A</b>	
Date:	-P 閏四 九月 04, 2003	Sheet	53 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




5/5 BOM update

Local Transistor  
Switch Decoupling

Local Transistor  
Switch Decoupling

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<b>Compal Electronics, Inc.</b>		
Title <b>SCHEMATIC, M/BLA-1861</b>		
Size	Document Number <b>401257</b>	R ev 1A
Date:	-P 期四, 九月 04, 2003	Sheet 54 of 61



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<b>Compal Electronics, Inc.</b>		
Title <b>SCHEMATIC, M/BLA-1861</b>		
Size	Document Number <b>401257</b>	Rev 1A
Date:	-P 期四, 九月 04, 2003	Sheet 55 of 61

MODIFY PIR LIST

1. Modify the Block Diagram for schematic page swap . (Page 2)
2. Modify ATI chip related schematic for recomend demo schematic and layout action . (Page 8-23)
2. Modify LAN chip related schematic for Model SPEC changed . (Page 33,34)

**For B test**

- 2003/4/10
- 1.Modify Q48 join to C507 (Page 29)
- 2003/4/15
- 1.SGA19471D00 470u 2.5V D4 change to SGA20471D00 470u 2.5V D2
- 2003/4/22
- 1.Page5 change R23/R139 footprint and form 51.1\_0402 to 51.1\_0603(BOM&layout update)
  - 2.Page7 net name FANSPEED1 and FANSPEED2 swap(layout update)
  - 3.Page8 change R132 from 49.9\_0402 to 24.9\_0402(BOM update)
  - 4.Page8 change R134 from 24.9K\_0402 to 49.9\_0402(BOM update)
  - 5.Page10 change R958.1 contact to AGP\_SBA0(BOM&layout update)
  - 6.Page10 change R959.1 contact to AGP\_SBA1(BOM&layout update)
  - 7.Page10 new add R963/R964 2.2K\_0402(BOM&layout update)
  - 8.Page10 new add R969 0\_0402 for ATI INTA# issue(BOM&layout update)
  - 9.Page10 new add R1005 4.7K\_0402 pull-high +1.8VS for internal VGA Vref power(BOM&layout update)
  - 10.Page11 change R84 to 0\_0402 and R88 to 68\_0603(BOM update)
  - 11.Page12 R104 for external VGA,R102 for internal VGA(BOM control)
  - 12.Page13 New add D32/D33 RB751V,Add R147(BOM update)
  - 13.Page13 del R146/R493(layout update)
  - 14.Page13 R476/R150 change to @(BOM update)
  - 15.Page13 R475/R151 change to Pop(BOM update)
  - 16.Page16 new add R1002/R1003 for VGA 128M DRAM(BOM&layout update)
  - 17.Page17 U7.F20 new add trace NMCSA1#
  - 18.Page18 U7.R6 new add trace NMCSB1#
  - 19.Page23 change R666 from 33\_0402 to 68\_0402,change R699/R703 from 1K\_0402 to 10K\_0402,change R689/R700 from 10K\_0402 to 4.7K\_0402(BOM update)
  - 20.Page23 new add D34/D35 RB751V(BOM&layout update)
  - 21.Page24 chnage U1.14 from CRT\_VCC to +5VS(layout update)
  - 22.Page24 chnage R5.2 from GND to +5VS(layout update)
  - 23.Page25 del R717 and RP84.1 contact to GPIO0(layout update)
  - 24.Page25 chnage R718.1 contact to INT\_OVCUR#3(layout update)
  - 25.Page25 add R998 0\_0402(BOM&layout update)
  - 26.Page25 add R970 22\_0402 for add external USB2.0 PCI clock (BOM&layout update)
  - 27.Page26 add R1004 10K\_0402 for VCORE\_PWRGD pull-high +3V(BOM&layout update)
  - 28.Page26 del RP11 and add R961/R962 10K\_0402(BOM&layout update)
  - 29.Page26 add R999/R1000/R1001 0\_0402 for extrenal ovcur option(BOM&layout update)
  - 30.Page29 Q48 pin1.2.5.6/R396.2/R702.1 contact to +5VALW for sw\_cdplay power(layout update)
  - 31.Page32 change R95.2 contact to R59.2(layout update)
  - 32.Page35 del C415(BOM update)
  - 33.Page35 U27 pin34 pull-high R965 0\_0402 to VDDA for codec by pass mode(BOM&layout update)
  - 34.Page37 del L39/L40/L54/L51 and add R971~R978 for external USB2.0 option(BOM&layout update)
  - 35.Page36 add R968 for CY30/BY31 BOM option(BOM&layout update)
  - 36.Page39 JP9 Footprint update for factory request(layout update)
  - 37.Page40 U21 pin3,4 swap(layout update)
  - 38.Page40 AD\_BID0 for Board ID update(BOM update)
  - 39.Page21 U29/U30 pin M4 add NMCSA1# and add R1006 0\_0402 for external VGA 128M RAM option(BOM&layout update)

- 40.Page22 U34/U35 pin M4 add NMCSB1# and add R1007 0\_0402 for external VGA 128M RAM option(BOM&layout update)
  - 41.Page17/18 del R85,R81,R89,R97,R484,R483,R485,R486(BOM&layout update)
  - 42.Page32 JP21 Footprint update for CIS(layout update)
  - 43.Page25 remove R711 from page26 to page25
  - 44.Page41 add RP113 100K\_8P4R\_0804 100K\_0402(BOM&layout update)
  - 45.Page44 all new add for external USB2.0(BOM&layout update)
  - 46.Y3,Y4 footprint update(layout update)
  - 47.D9 footprint update(layout update)
  - 48.page32 R69.2 contact to V1.8\_LAN for LAN vender updater(layout update)
  - 49.page32 R94.1 contact to LANVDD(layout update)
  - 50.page32 R60/R49/C55/C52 BOM option(BOM update)
- 2003/4/24
- 1.page5 Add R1008 for speedstep issue(BOM&layout update)
  - 2.page25/40 Y3/Y4 pin define update(layout update)
- 2003/4/25
- 1.page31 add resume for carbus issue(layout update)
  - 2.page26 del R215 for R216 only(BOM&layout update)
- 2003/4/30
- 1.page45 add R1009 for SUSP#(BOM&layout update)
  - 2.page32 add R1010 for LAN transformer issue(BOM&layout update)
- 2003/5/02
- 1.page40 change HPS from U21 88pin to 36pin(layout update)
  - 2.page43 change JP24 pin7/8/9/10 to MDI0-/MDI0+/MDI1-/MDI1+ (layout update)
  - 3.page43 USB20P2+ and USB20P2- swap(layout update)
  - 4.page38 del RP1/RP91(BOM&layout update)
  - 5.page23 del R605(BOM&layout update)
  - 6.page28 change R598 to @ and del @ for R597(BOM update)
  - 7.page37 add R1011~R1018 for USB2.0 option(BOM&layout update)
- 2003/5/05
- 1.page11 del R74,C84(layout update)
  - 2.page25/30/32/33/34/38/40/44 add AC termination R305,C353,R61,C40,R520,C608,R519,C601,R576,C632,R270,C315,R981,C784,R200,C228 for EMI request(BOM update)
  - 3.page25 change damping resistor R561,R563,R562,R560,R566,R549,R970,R559 to 33 ohm(BOM update)
  - 4.page11/16 add AC termination R395,C464,R101,C127,R389,C451 for EMI request(BOM update)
  - 5.page11/16 add AC termination R395,C464,R101,C127,R389,C451 for EMI request(BOM update)
  - 6.page35 add AC termination C415 for EMI request(BOM update)
  - 7.page7 add FAN Cap C641,C640,C633,C623 for EMI request(BOM update)
  - 8.page24 new add Cap C806,C807 for EMI request(BOM&layout update)
  - 9.page43 new add Cap C808 for SPR PS2 issue(BOM&layout update)
  - 10.page27 change cap R634 footprint to 0\_1206(BOM&layout update)
- 2003/5/14
- 1.R702 from 100K change to 10K (BOM update)

<b>Compal Electronics, Inc.</b>		
Title SCHEMATIC, M/B LA-1861		
Size	Document Number 401257	Rev 1A
Date	星期四, 九月 04, 2003	Sheet 56 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



# For B2 test

2003/5/22

1. Page13 R147.1 connect to R473.2, R489.1 connect to R502.2 (layout update)

2003/6/09

1. Page7 C623/C633 update footprint 0402 type (layout update)
2. Page45 R199, R567, R167 update value for power sequence delay (BOM update)
3. Page25 del R569 for PCI\_CLKRUN# pull\_high (Layout & BOM update)
4. Page25 Add R578 for PCI\_CLKRUN# pull\_high (Layout & BOM update)
5. Page30 Del R311 for PCI\_CLKRUN# pull\_high (BOM update)
6. Page40 Del R268 for EC591 not need (BOM update)
7. Page29 add D36 for SIDE\_PWR leakage current (layout & BOM update)
8. Page10 Del R1005 it's not need (BOM update)
9. Page41 Add R1021 for EC\_FLASH# pull\_high (Layout & BOM update)
10. Page26 Add R1022 pull\_high (Layout & BOM update)
11. Page26 R956 pin1 contact to GND (Layout update)
12. Page8 add R1023 (BOM update)
13. Page8 Del R173, R479, Q12 for change to @ (BOM update)

2003/6/11

1. Page5 R1008 change to 4.7K\_0402 for follow HR60 (BOM update)
2. Page5 Q5, Q6 change to MMBT3904 for follow HR60 (BOM update)
3. Page5 del RP4 for ITP update (BOM update)
4. Page5 add R1024 47\_0402, R1027 47\_0402, R1025 150\_0402, R1026 680\_0402, R390 54.9\_0603\_1%, R404 54.9\_0603\_1% for ITP update (Layout & BOM update)
5. Page6 del C122, C46 for cost down (BOM update)
6. Page12 del C576, C588, C201, C198 for cost down (BOM update)
7. Page12 Change C150 to 47U\_B (Layout & BOM update)
8. Page12 add C810, C811, C812 0.1U\_0402 for +1.5VS (BOM update)
9. Page15 add C813, C814 22U\_1206 for +1.25VS (Layout & BOM update)
10. Page15 del C280, C282 for cost down (BOM update)
11. Page16 add @ R1028 contact to PCI\_RST# for RST# option (Layout update)
12. Page16 add R1029 0\_0402 contact to NB\_RST# for RST# option (Layout & BOM update)
13. Page16 add @ R1030 for M9+ SUS\_STAT# option (Layout update)
14. Page16 add R1031 10K\_0402 for M9+ SUS\_STAT# pull-high +3VS (Layout & BOM update)
15. Page17, 18 del R405, R407, R420, R421, R466, R467, R465, R464 (BOM update)
16. Page19 Add C815, C816 for +VDDC15 (Layout & BOM update)
17. Page20 Del C497 for cost down (BOM update)
18. Page21 Del RP25, RP26, RP27, RP28, RP29, RP30, RP31, RP32, RP33, RP34, RP35 for cost down (Layout & BOM update)
19. Page21, 22 Del RP36, RP37, RP38, RP39, RP40 for cost down (Layout & BOM update)
20. Page21, 22 Del RP41, RP42, RP43, RP44, RP45, RP46, RP47, RP48, RP49, RP50 for cost down (Layout & BOM update)
21. Page22 Del RP52, RP53, RP54, RP55, RP56, RP57 for cost down (Layout & BOM update)
22. Page21 Del R384, R394, R418, R385, R383, R398, R410, R386 for cost down (Layout & BOM update)
23. Page21 Del R505, R453, R474, R509, R506, R455, R461, R508 for cost down (Layout & BOM update)
24. Page22 Del R516, R534, R497, R524, R518, R535, R496, R522 for cost down (Layout & BOM update)
25. Page22 Del R523, R498, R533, R515, R527, R499, R532, R517 for cost down (Layout & BOM update)
26. Page23 Change U40 pin10 contact to VTT\_PWRGD (Layout update)
27. Page24 Add C817 10U\_0805 for LCDVDD\_C power (Layout & BOM update)
28. Page25 Add C818, C819 180P\_0603 (Layout & BOM update)
29. Page25 Add C621, C622 180P\_0603 (BOM update)
30. Page26 Add R1032, R1033 10K\_0402 for PWRBTN\_OUT pull-high and SB\_EEDI pull-down (Layout & BOM update)

31. Page26 Del R208, R209 8.2K\_0402 (Layout & BOM update)
32. Page26 Change R224, R219, R707, R708 to 8.2K\_0402 (BOM update)
33. Page26 Del R1004 10K\_0402 (Layout & BOM update)
34. Page44 Add R997 0\_0402 (BOM update)
35. Page44 R997 pin1 contact to LPC\_SMI# for DOS mode USB support (Layout update)
36. Page27 Add D37 RB751V, R1034 1K\_0402 (Layout & BOM update)
37. Page27 Change C219, C223, C222, C699 to 22U\_1206 (Layout & BOM update)
38. Page28 Add R685, R669, R697, R670, R677 10K\_0402 (BOM update)
39. Page28 Del R698 10K\_0402 (BOM update)
40. Page40 Add C820 for EC97591 option (Layout update)
41. Page42 Add R253 0\_0402 (BOM update)
42. Page42 Del R229, R745, R746, Q67, C299, C281, Q20, Q24, (BOM update)
43. Page42 Change R252 to 330K\_0402 (BOM update)
44. Page42 Change C307 to 0.1U\_0402 (BOM update)
45. Page42 Add R1035 1K\_0402, R1036 10K\_0402, C821 0.1U\_0603, Q68 2N7002 (Layout & BOM update)
46. Page43 Add R1037, R1038, R1039, R1040 0\_0402 for SPR LAN option (Layout & BOM update)

2003/6/12

1. Page43 Change R979, R980 contact to JP24 pin21, 20 for USB trace option (Layout update)
2. Page43 Change R979, R980, L37, L38 to 0\_0402 for SPR USB option (Layout & BOM update)
3. Page37 Change L32, L33, L34, L35, L53, L55, L50, L52 to 0\_0402 for SPR USB option (Layout & BOM update)
4. Page26 Del R638, R647, R613, R640, R601, R611, R593, R603, R553, R551, R555, R550 for ATI DOC\_PA\_218IXP0T1 request (BOM update)
5. Page24 JP5, JP6 reverse for ME update (Layout update)

2003/6/12

1. Page32 Del U6 Pin114, 113 (schematic update)
2. Page32 Q44, Q46 from 2SB1197 change to 2SB1188 (Layout & BOM update)
3. Page32 U28 from 24ST0023P change to H5007 (H1285)
4. Page32 C10 1000P\_0402\_50V7K change to 1000P\_1206\_2KV7K (Layout & BOM update)

2003/6/16

1. page11 Add L59, L60, L61, L62, L63 0805 type NB power bed (Layout & BOM update)
2. page11 Change R399, R70 type to 0805 for NB power bed (Layout & BOM update)
3. page11 Del Q47 for change to @ (BOM update)

2003/6/17

1. Page24 JP5, JP6 reverse again for ME update (Layout update)
2. page40 Change C820 to 0603 type (Layout update)

Compal Electronics, Inc.

Title		
SCHEMATIC, M/B LA-1861		
Size	Document Number	Rev
	401257	1A
Date:	星期四, 九月 04, 2003	Sheet 57 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

## For B2 test

2003/6/18

1. Page8 Add C822 D2 type for CPVDD power(Layout update)
2. Page16 Add R1041 8.2K\_0402 AGP\_FRAME# pull-high to +3VS(Layout & BOM update)
3. Page45 Add R1042,Q69 / R1043,Q70 / R1044,Q7 ,for +3V,+1.5VS,+VGA\_CORE discharge circuit(Layout & BOM update)
4. Page8 add C823 0.1u\_0402 for ATI recommend
5. Page19 add C824,C825,C826 0.1U for 1.5VS  
C828,C827 0.1U for +VDDC15

2003/6/19

1. Page32 U28 +-pair reverse(Layout update)
2. Page14 add RP114,RP115,RP116,RP117,RP118,RP119,RP120,R1045,R1046,R1047,R1048,R1049,R1050,R1051,R1052,R1053 for ATI DDR  
recommand(Layout & BOM update)
3. Page23 R688 pin1 contact to U40 pinD5(Layout update)
4. Page42 C821 change to 0402 type(Layout & BOM update)
5. Page8 Update C822(Layout update)
6. Page43 Update L34,L38 to JP24 NET name.

2003/6/20

1. Page34 add C663 for audio noise(BOM update)

2003/6/22

1. Page25 R187 change to 4.7K for 4/22 ATI review update(BOM update)
2. Page25 GPIO0,OVCUR#4 pull-down for 4/22 ATI review update(Layout update)
3. Page26 del R1033 for 4/22 ATI review update(BOM update)
4. Page26 R706 pull-high to +3V for 4/22 ATI review update(BOM update)
5. Page28 R579 pull-high to +3VS for 4/22 ATI review update(Layout update)
6. Page28 del R597(CPU\_STP# strap not need) for 4/22 ATI review update(BOM update)
7. Page29 Change R732,R734,R747,R165,R159,R164 to 33\_0402 for 4/22 ATI review update(BOM update)
8. Page29 SD\_D7 Add R1054 10k\_0402 Pull-down for 6/22 ATI review update(Layout & BOM update)

2003/6/24

1. Page38 Del RP65 for cost down(Layout & BOM update)
2. Page38 Add RP0121,RP122 for cost down(Layout & BOM update)
3. Page40 Add RP0123,RP124 for cost down(Layout & BOM update)
4. Page40 Del RP19 for cost down(Layout & BOM update)

2003/6/25

1. Page43 change SPR USB power source(Layout update)

2003/6/26

1. Page43 add U50,C829 for SPR USB power switch(Layout & BOM update)
2. Page26 add R659,C659 for EMI request(BOM update)

2003/7/01

1. Page16 add R1030 0\_0402 for S3 SUS\_STAT# issue(BOM update)
2. Page16 del R1031 for S3 SUS\_STAT# issue(BOM update)

## For C test

2003/7/07

1. Page36 C364 from 1U\_0402 change to 1U\_0603 (Layout & BOM update)
2. Page31 C366,C352 from 4.7U\_1206 change to 4.7U\_0805 (Layout & BOM update)
3. Page29 C507 from TAN4.7U\_0805 change to 4.7U\_0805 (Layout & BOM update)
4. C170,C184,C189,C217,C224,C229,C277,C615,C620,C677,C718,C723,C728 from 10U\_1206 change to 10U\_0805 (Layout & BOM update)
5. C68,C92,C168,C406,C416,C420,C468,C565,C606,C730,C780,C637,C642 from 10U\_1206 change to 10U\_0805 (Layout & BOM update)

2003/7/10

1. Page5 change R194 from 62\_0402 to 200\_0402 for ATI recommend(BOM update)
2. Page8 change R80 from 412\_0402 to 330\_0805\_1% for ATI recommend(BOM update)
3. Page11 del M9@ C75/X2/R73 ATI recommend(BOM update)
4. Page11 add R1055 4.7K\_0402 for ATI recommend(Layout & BOM update)
5. Page16 add Q72 for SUSSTAT# level shift and ATI recommend(Layout & BOM update)
6. Page16 add R1031 10K\_0402 for SUSSTAT# level shift and ATI recommend(BOM update)
7. Page16 change R1030 to 470\_0402 for SUSSTAT# level shift and ATI recommend(BOM update)
8. Page24 add R1056 2.7K\_0402 for ENAVDD pull-down and ATI recommend(Layout & BOM update)
9. Page25 change D13 to RB751V for ATI recommend(Layout & BOM update)
10. Page40 change +RTCVCC to BATT1.1 for ATI recommend(Layout update)
11. Page8 del C97 for CEL CPU can't BOOT issue(BOM update)
12. Page40 del R270/C315 for can't BOOT issue(BOM update)
13. Page32 update Q44/46 footprint(Layout update)
14. Page14 add C830/C831 for ATI recommend(Layout & BOM update)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

**Compal Electronics, Inc.**

Title	SCHEMATIC, M/B LA-1861		
Size	Document Number	Rev	
Custom	401257	1A	
Date	星期四, 九月 04, 2003	Sheet	58 of 61

# For C test

2003/7/11

1. Page29 add R1057 0\_0402 for cost down(Layout & BOM update)
2. Page29 del Q64/R702/Q61 for cost down(BOM update)
3. Page29 del D36 for cost down(BOM update)
4. Page29 add R1058 for cost down(BOM update)
5. Page35 del R295/Q34 for cost down(BOM update)

2003/7/15

1. Page35 add C832\_1U\_0603 for MIC noise issue(Layout & BOM update)
2. Page35 Change C379 form 0805 to 0603(Layout & BOM update)
3. Page35 add C410 form audio noise(BOM update)
4. Page29 add C609/C174 form audio noise(BOM update)
5. Page36 add R1059 form audio AMP(Layout & BOM update)
6. Page36 del R339/R334/R335/R333/Q30/Q31/Q32/Q33 form audio AMP(BOM update)
7. Page36 R338 change to 1K\_0402( BOM update)

2003/7/18

1. Page39 add C833/C836/C837/C838/C839 for EMI request(Layout & BOM update)
2. Page10 DEL R118/R112/U9/L16/R117/C148/R111/R108/R116/C137/C133 for EMI request(BOM update)
3. Page35 add R1061 2.2K\_0402(Layout & BOM update)
4. Page35 change JP9 pin34/35 to (Layout update)
5. Page26 RP12 from 10k change to 2.2K (BOM update)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<b>Compal Electronics, Inc.</b>			
Title			
SCHEMATIC, M/B LA-1861			
Size	Document Number	Rev	
Custom	401257	1A	
Date:	星期四, 九月 04, 2003	Sheet	59 of 61

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	PAGE	Modify List	M.B Ver.
1		modify for RTC battery	46	Del PD6(RL23.6B) and add PR177(100_0805_5%) Add PR178(200_0603_5%)	EVT
2		For ME change battery connecter	47	change P/N: from DC040012310 to DC040012330	EVT
3		Modify +1.5VSP ripple and OCP +2.5ALWP output voltage	50	change PL8 from 5U_SPC-06704-5R0_2.9A to 2U_SPC-SPC-07040-2R0_6A change PC73 from 150U/4V( ESR=45 ) to 150U/6.3V( ESR=18 ) change PR93 from 102K_0402_1% to 16.2K_0402_1% add PR179(5.1K_0402_1%) add PR181(10K_0402_1%) add PR180(15K_0402_1%) add PR182(9.53K_0402_1%)	EVT
4		add power sequence circuit for HW requirement	52 50	add PU19 LM393M_SO8 add PC147 0.1U_0603_50V add PC148 0.1U_0603_50V add PC149 0.1U_0603_50V add PR187 10K_0603_5% add PR185 10K_0603_5% add PR186 10K_0603_5% add PR183 0_0402_5% add PR184 0_0402_5% add PR188 10K_0603_5% add PR189 10K_0603_5% add PR190 10K_0603_5% add PQ47 2N7002_SOT23 add PQ48 2N7002_SOT23	EVT
5		add VGA_CORE power select for HW requirement	52	add PQ23 2N7002_SOT23(for DBY31)	EVT
6		change CPU CORE boost resister value for EMI requirement	54 55	change PR152 , PR159 , PR165 , PR171 from 0_0603_5% to 2.2_0603_5%	EVT
7		Add by pass cap. for EMI requirement	54	Add PC150 0.1U_0603_50V Add PC151 1000P_0603_50V	EVT
8		For BOM error	51	Change PR98 vaule from 4.87K_0603_1% to 11.5K_0603_1%	EVT
9		Change Battery side OTP point to 79C for thermal requirement	47	Change PR39 from 16.9K_0603_1% to 14.7K_0603_1% Change PR41 from 3.32K_0603_1% to 3.48K_0603_1%	DVT
10		Delete CPU_CORE IC's OTP function	53	Delete PR132,PC111	DVT
11		Add snubber for EMI requirement	54,55	Add 68_0805_5% at PR156,PR162,PR168,PR174 Add 220P_0603_50V at PC124,PC130,PC138,PC145	DVT
12		Change Material	49,50	Change PC53,PC58,PC73 from SGA19151330(H2.8) to SGA20151320(H1.9)	DVT

Compal Electronics, Inc.

Title	SCHEMATIC, M/B LA-1861	
Size	Document Number	Rev
Custom	401257	1A
Date:	星期四, 九月 04, 2003	Sheet 60 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

10 9 8 7 6 5 4 3 2 1

*Version change list (P.I.R. List)*

Item	Fixed Issue	Reason for change	PAGE	Modify List	M.B Ver.
14		To prevent surge current at CPU_CORE	54,55	Add 499K_0603_5% at PR155,PR161,PR167,PR173	PVT

H  
G  
F  
E  
D  
C  
B  
A

H  
G  
F  
E  
D  
C  
B  
A

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<b>Compal Electronics, Inc.</b>		
Title		
<b>SCHEMATIC, M/B LA-1861</b>		
Size	Document Number	Rev
	<b>401257</b>	1A
Custom	Date: 星期四, 九月 04, 2003	
	Sheet	61 of 61

10 9 8 7 6 5 4 3 2 1