


UL50AT







POWER

VCORE
SYSTEM
I/O_1.05VS
I/O_DDR & VTT
I/O_+1.8VS
CHARGER

<Variant Name>


10 H_D#(63:0) <<>> H_D#(63:0)
 10 H_A#(35:3) <<>> H_A#(35:3)
 10 H_REQ#(4:0) <<>> H_REQ#(4:0)




BCLK	FSB	BSEL2	BSEL1	BSEL0
166	667	0	1	1
200	800	0	1	0
266	1067	0	0	0


Comp 0,2: Zo=27.4 Ohm, trace length < 0.5"
 Comp 1,3: Zo=55 Ohm, trace length < 0.5"

Stuff when use ITP : R0320, R0321, R0322, R0324, R0325, R0326, R0327, R0328, R0329, R0330, R0331, RN2916



R0320, R0321 Place close to CPU








Decoupling guide from Intel

V CORE	10uF mount	*4pcs
	0.1uF mount	*5pcs
V CCP	1uF	* 12pcs
	270uF	* 1pcs
V CCA	0.01uF	* 1 pcs
	10uF	* 1 pcs






**+VCCP Decoupling Capacitor
(Place near CPU)**







VIDSEL0	GPIO41
VIDSEL1	GPIO42
VIDSEL2	GPIO43
VIDSEL3	GPIO44
VIDSEL4	GPIO45
VIDSEL5	GPIO47
VIDPUPSW#	GPIO53
VIDSEL5#	GPIO55

Place near SO-DIMM_0



DDR3 DIMM_204P
12G02553204W
DDR3 DIMM 204P,1.5V,5.2H,REV



<Variant Name>



Title : DDR3 SO-DIMM A

ASUSTek COMPUTER INC. Engineer: Jack Hsu






Size	Project Name	Rev
Custom	UL50AT	2.0

Date: Friday, October 16, 2009 Sheet 7 of 97

Place near SO-DIMM_1




DDR3 DIMM_204P
12G02553204K
DDR3 DIMM 204P, 1.5V, 5.2H, STD




<Variant Name>

ASUS		Title : DDR3 SO-DIMM B	
ASUSTek COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	8 of 97


R2.1




From DDR/VTT Power Circuit




Place Close to NB



R2.1



3 H_A#[35:3] <<>> H_A#[35:3]
 3 H_REQ#[4:0] <<>> H_REQ#[4:0]
 3 H_D#[63:0] <<>> H_D#[63:0]



U1001A		
H_D#0	J7	H_D#_0
H_D#1	H6	H_D#_1
H_D#2	L11	H_D#_2
H_D#3	J3	H_D#_3
H_D#4	H4	H_D#_4
H_D#5	G3	H_D#_5
H_D#6	K10	H_D#_6
H_D#7	K12	H_D#_7
H_D#8	L1	H_D#_8
H_D#9	M10	H_D#_9
H_D#10	M6	H_D#_10
H_D#11	L7	H_D#_11
H_D#12	N11	H_D#_12
H_D#13	K6	H_D#_13
H_D#14	M4	H_D#_14
H_D#15	K4	H_D#_15
H_D#16	P6	H_D#_16
H_D#17	W9	H_D#_17
H_D#18	V6	H_D#_18
H_D#19	V2	H_D#_19
H_D#20	P10	H_D#_20
H_D#21	W7	H_D#_21
H_D#22	N6	H_D#_22
H_D#23	P4	H_D#_23
H_D#24	U9	H_D#_24
H_D#25	V4	H_D#_25
H_D#26	U1	H_D#_26
H_D#27	W3	H_D#_27
H_D#28	V10	H_D#_28
H_D#29	U7	H_D#_29
H_D#30	W11	H_D#_30
H_D#31	L11	H_D#_31
H_D#32	AC11	H_D#_32
H_D#33	AC9	H_D#_33
H_D#34	Y4	H_D#_34
H_D#35	Y10	H_D#_35
H_D#36	AB6	H_D#_36
H_D#37	AA9	H_D#_37
H_D#38	AB10	H_D#_38
H_D#39	AA1	H_D#_39
H_D#40	AC3	H_D#_40
H_D#41	AC7	H_D#_41
H_D#42	AD12	H_D#_42
H_D#43	AB4	H_D#_43
H_D#44	Y6	H_D#_44
H_D#45	AD10	H_D#_45
H_D#46	AA11	H_D#_46
H_D#47	AB2	H_D#_47
H_D#48	AD4	H_D#_48
H_D#49	AE7	H_D#_49
H_D#50	AD2	H_D#_50
H_D#51	AD6	H_D#_51
H_D#52	AE3	H_D#_52
H_D#53	AG9	H_D#_53
H_D#54	AG7	H_D#_54
H_D#55	AE11	H_D#_55
H_D#56	AK6	H_D#_56
H_D#57	AE6	H_D#_57
H_D#58	AJ9	H_D#_58
H_D#59	AH6	H_D#_59
H_D#60	AF12	H_D#_60
H_D#61	AH4	H_D#_61
H_D#62	AJ7	H_D#_62
H_D#63	AE9	H_D#_63

HOST

H_A#_3	L15	H_A#3
H_A#_4	B14	H_A#4
H_A#_5	C15	H_A#5
H_A#_6	D12	H_A#6
H_A#_7	F14	H_A#7
H_A#_8	G17	H_A#8
H_A#_9	B12	H_A#9
H_A#_10	J15	H_A#10
H_A#_11	D16	H_A#11
H_A#_12	C17	H_A#12
H_A#_13	D14	H_A#13
H_A#_14	F16	H_A#14
H_A#_15	F16	H_A#15
H_A#_16	C21	H_A#16
H_A#_17	D18	H_A#17
H_A#_18	D18	H_A#18
H_A#_19	J19	H_A#19
H_A#_20	B18	H_A#20
H_A#_21	D22	H_A#21
H_A#_22	G19	H_A#22
H_A#_23	J17	H_A#23
H_A#_24	L21	H_A#24
H_A#_25	L19	H_A#25
H_A#_26	G21	H_A#26
H_A#_27	D20	H_A#27
H_A#_28	K22	H_A#28
H_A#_29	F18	H_A#29
H_A#_30	K20	H_A#30
H_A#_31	F20	H_A#31
H_A#_32	F22	H_A#32
H_A#_33	B20	H_A#33
H_A#_34	A19	H_A#34
H_A#_35	A19	H_A#35

H_ADS#	F10	H_ADS#	3
H_ADSTB#_0	A15	H_ADSTB#0	3
H_ADSTB#_1	C19	H_ADSTB#1	3
H_BNR#	B8	H_BNR#	3
H_BPRI#	C11	H_BPRI#	3
H_BREQ#	E6	H_BREQ#	3
H_DBFER#	D6	H_DBFER#	3
H_DBSY#	AH10	H_DBSY#	3
HPLL_CLK	AJ11		
H_DPWR#	G11	H_DPWR#	3
H_DRDY#	C7	H_DRDY#	3
H_HIT#	F8	H_HIT#	3
H_HITM#	A11	H_HITM#	3
H_LOCK#	D8	H_LOCK#	3
H_TRDY#	D8	H_TRDY#	3


H_DIN#_0	L9	H_DIN#0	3
H_DIN#_1	N7	H_DIN#1	3
H_DIN#_2	AA7	H_DIN#2	3
H_DIN#_3	AG3	H_DIN#3	3

H_DSTBN#_0	K2	H_DSTBN#0	3
H_DSTBN#_1	N3	H_DSTBN#1	3
H_DSTBN#_2	AA3	H_DSTBN#2	3
H_DSTBN#_3	AF4	H_DSTBN#3	3

H_DSTBP#_0	L3	H_DSTBP#0	3
H_DSTBP#_1	M2	H_DSTBP#1	3
H_DSTBP#_2	Y2	H_DSTBP#2	3
H_DSTBP#_3	AF2	H_DSTBP#3	3

H_REQ#_0	J13	H_REQ#0	
H_REQ#_1	L13	H_REQ#1	
H_REQ#_2	C13	H_REQ#2	
H_REQ#_3	G13	H_REQ#3	
H_REQ#_4	G15	H_REQ#4	



H_RS#_0	F4	H_RS#0	3
H_RS#_1	F2	H_RS#1	3
H_RS#_2	G7	H_RS#2	3



H_CPURST#	J11	H_CPURST#
H_CPUSLP#	G9	H_CPUSLP#
H_AVREF	L17	H_AVREF
H_DVREF	K18	H_DVREF



<Variant Name>





		Title : NB GS45 HOST	
ASUSTek COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	UL50AT	2.0	
Date: Friday, October 16, 2009	Sheet	10	of 97





For Clock measurement

CLK_DREF	1	OT1115
CLK_DREF#	1	OT1114
CLK_DREFSS	1	OT1120
CLK_DREFSS#	1	OT1121
CLK_MCH_3GPLL	1	OT1122
CLK_MCH_3GPLL#	1	OT1123






PCI-EXPRESS GRAPHICS VGA




Check : R1208
 如果CRT Trace 12"以内,放1kohm
 如果CRT Trace 12~15.3",放976ohm

7 M_A_DQ[63:0] << >>



897605

8 M_B_DQ[63:0] << >>



897605

<-Variant Name-

ASUS Title : **NB GS45 DDR3 BUS**
 ASUSTek COMPUTER INC. Engineer: **Jack Hsu**

Size	Project Name	Rev
Custom	UL50AT	2.0
Date: Friday, October 16, 2009	Sheet	13 of 97

- BB36 VCC_SM_1
- BE35 VCC_SM_2
- AW34 VCC_SM_3
- BK33 VCC_SM_4
- BH30 VCC_SM_5
- BF30 VCC_SM_6
- BD33 VCC_SM_7
- BB30 VCC_SM_8
- AW30 VCC_SM_9
- BL29 VCC_SM_10
- BL29 VCC_SM_11
- BL29 VCC_SM_12
- BL29 VCC_SM_13
- BL29 VCC_SM_14
- BL29 VCC_SM_15
- BL29 VCC_SM_16
- BL29 VCC_SM_17
- BL29 VCC_SM_18
- BL29 VCC_SM_19
- BL29 VCC_SM_20
- BL29 VCC_SM_21
- BL29 VCC_SM_22
- BL29 VCC_SM_23
- BL29 VCC_SM_24
- BL29 VCC_SM_25
- BL29 VCC_SM_26
- BL29 VCC_SM_27
- BL29 VCC_SM_28
- BL29 VCC_SM_29
- BL29 VCC_SM_30
- BL29 VCC_SM_31
- BL19 VCC_SM_32
- BR16 VCC_SM_33

- VCC_AXG_1
- VCC_AXG_2
- VCC_AXG_3
- VCC_AXG_4
- VCC_AXG_5
- VCC_AXG_6
- VCC_AXG_7
- VCC_AXG_8
- VCC_AXG_9
- VCC_AXG_10
- VCC_AXG_11
- VCC_AXG_12
- VCC_AXG_13
- VCC_AXG_14
- VCC_AXG_15
- VCC_AXG_16
- VCC_AXG_17
- VCC_AXG_18
- VCC_AXG_19
- VCC_AXG_20
- VCC_AXG_21
- VCC_AXG_22
- VCC_AXG_23
- VCC_AXG_24
- VCC_AXG_25
- VCC_AXG_26
- VCC_AXG_27
- VCC_AXG_28
- VCC_AXG_29
- VCC_AXG_30
- VCC_AXG_31
- VCC_AXG_32
- VCC_AXG_33
- VCC_AXG_34
- VCC_AXG_35
- VCC_AXG_36
- VCC_AXG_37
- VCC_AXG_38
- VCC_AXG_39
- VCC_AXG_40
- VCC_AXG_41
- VCC_AXG_42
- VCC_AXG_43
- VCC_AXG_44
- VCC_AXG_45
- VCC_AXG_46
- VCC_AXG_47
- VCC_AXG_48
- VCC_AXG_49
- VCC_AXG_50
- VCC_AXG_51
- VCC_AXG_52
- VCC_AXG_53
- VCC_AXG_54
- VCC_AXG_55
- VCC_AXG_56
- VCC_AXG_57
- VCC_AXG_58
- VCC_AXG_59
- VCC_AXG_60
- VCC_AXG_61

- VCC_AXG_NCTF_1
- VCC_AXG_NCTF_2
- VCC_AXG_NCTF_3
- VCC_AXG_NCTF_4
- VCC_AXG_NCTF_5
- VCC_AXG_NCTF_6
- VCC_AXG_NCTF_7
- VCC_AXG_NCTF_8
- VCC_AXG_NCTF_9
- VCC_AXG_NCTF_10
- VCC_AXG_NCTF_11
- VCC_AXG_NCTF_12
- VCC_AXG_NCTF_13
- VCC_AXG_NCTF_14
- VCC_AXG_NCTF_15
- VCC_AXG_NCTF_16
- VCC_AXG_NCTF_17
- VCC_AXG_NCTF_18
- VCC_AXG_NCTF_19
- VCC_AXG_NCTF_20
- VCC_AXG_NCTF_21
- VCC_AXG_NCTF_22
- VCC_AXG_NCTF_23
- VCC_AXG_NCTF_24
- VCC_AXG_NCTF_25
- VCC_AXG_NCTF_26
- VCC_AXG_NCTF_27
- VCC_AXG_NCTF_28
- VCC_AXG_NCTF_29
- VCC_AXG_NCTF_30
- VCC_AXG_NCTF_31
- VCC_AXG_NCTF_32
- VCC_AXG_NCTF_33
- VCC_AXG_NCTF_34
- VCC_AXG_NCTF_35
- VCC_AXG_NCTF_36
- VCC_AXG_NCTF_37
- VCC_AXG_NCTF_38
- VCC_AXG_NCTF_39
- VCC_AXG_NCTF_40
- VCC_AXG_NCTF_41
- VCC_AXG_NCTF_42
- VCC_AXG_NCTF_43
- VCC_AXG_NCTF_44

- VCC_AXG_62
- VCC_AXG_63
- VCC_AXG_64
- VCC_AXG_65
- VCC_AXG_66
- VCC_AXG_67
- VCC_AXG_68
- VCC_AXG_69
- VCC_AXG_70
- VCC_AXG_71
- VCC_AXG_72
- VCC_AXG_73
- VCC_AXG_74
- VCC_AXG_75
- VCC_AXG_76
- VCC_AXG_77
- VCC_AXG_78
- VCC_AXG_79
- VCC_AXG_80

- VCC_AXG_81
- VCC_AXG_82
- VCC_AXG_83
- VCC_AXG_84
- VCC_AXG_85
- VCC_AXG_86
- VCC_AXG_87
- VCC_AXG_88
- VCC_AXG_89
- VCC_AXG_90
- VCC_AXG_91
- VCC_AXG_92
- VCC_AXG_93
- VCC_AXG_94
- VCC_AXG_95
- VCC_AXG_96
- VCC_AXG_97
- VCC_AXG_98
- VCC_AXG_99
- VCC_AXG_100

- VCC_SM_LF1
- VCC_SM_LF2
- VCC_SM_LF3
- VCC_SM_LF4
- VCC_SM_LF5
- VCC_SM_LF6
- VCC_SM_LF7

- AG13 VCC_AXG_SENSE
- AE13 VSS_AXG_SENSE


- T32
- U31
- R31
- U29
- T29
- R29
- U28
- U27
- T27
- R27
- U26
- T26
- R26
- U25
- T25
- R25
- U24
- T24
- R24
- U23
- T23
- R23
- U22
- T22
- R22
- U21
- T21
- R21
- AM19
- AG19
- AE19
- AD19
- AC19
- W19
- U19
- AM18
- AG18
- AE18
- AD18
- AC18
- AA18
- Y18
- W18
- U18
- T18
- R18
- U17
- Y17
- W17
- W34
- AM22
- AL32
- A32
- AM29
- AL29
- AM28
- AL28
- A28
- AM27
- AL27
- AM26
- AL26
- A26
- AM24
- N24
- N26


- VCC_1
- VCC_2
- VCC_3
- VCC_4
- VCC_5
- VCC_6
- VCC_7
- VCC_8
- VCC_9
- VCC_10
- VCC_11
- VCC_12
- VCC_13
- VCC_14
- VCC_15
- VCC_16
- VCC_17
- VCC_18
- VCC_19
- VCC_20
- VCC_21
- VCC_22
- VCC_23
- VCC_24
- VCC_25
- VCC_26
- VCC_27
- VCC_28
- VCC_29
- VCC_30
- VCC_31
- VCC_32
- VCC_33
- VCC_34
- VCC_35
- VCC_36
- VCC_37
- VCC_38
- VCC_39
- VCC_40
- VCC_41
- VCC_42
- VCC_43
- VCC_44
- VCC_45
- VCC_46
- VCC_47
- VCC_48
- VCC_49
- VCC_50
- VCC_51
- VCC_52
- VCC_53
- VCC_54
- VCC_55
- VCC_56
- VCC_57
- VCC_58
- VCC_59
- VCC_60
- VCC_61


- VCC_NCTF_1
- VCC_NCTF_2
- VCC_NCTF_3
- VCC_NCTF_4
- VCC_NCTF_5
- VCC_NCTF_6
- VCC_NCTF_7
- VCC_NCTF_8
- VCC_NCTF_9
- VCC_NCTF_10
- VCC_NCTF_11
- VCC_NCTF_12
- VCC_NCTF_13
- VCC_NCTF_14
- VCC_NCTF_15
- VCC_NCTF_16
- VCC_NCTF_17
- VCC_NCTF_18
- VCC_NCTF_19
- VCC_NCTF_20
- VCC_NCTF_21
- VCC_NCTF_22
- VCC_NCTF_23
- VCC_NCTF_24
- VCC_NCTF_25
- VCC_NCTF_26
- VCC_NCTF_27
- VCC_NCTF_28
- VCC_NCTF_29
- VCC_NCTF_30
- VCC_NCTF_31
- VCC_NCTF_32
- VCC_NCTF_33
- VCC_NCTF_34
- VCC_NCTF_35
- VCC_NCTF_36
- VCC_NCTF_37
- VCC_NCTF_38


- AT38
- AT38
- AM38
- AL38
- AG38
- AE38
- AE38
- Y38
- W38
- U38
- T38
- R38
- AT37
- AR37
- AL37
- AK37
- AG37
- AE37
- AG37
- AE37
- Y37
- W37
- U37
- T37
- R37
- AT36
- AR36
- U36
- VCC_NCTF_38
- AT34
- AR34
- U34
- VCC_NCTF_37
- R34

Route VCC_AXG_SENSE and VSS_AXG_SENSE differentially.









CFG5 : DMI STRAP
H = DMI X 4 (Default)
L = DMI X 2

CFG6 : ITPM Host Interface (Relate to SPI_MOSI)
H = ITPM Disable (Default)
L = ITPM enable(Can disable by SW)

CFG7 : Intel ME Crypto Strap
H = With confidentiality (Default)
L = Without confidentiality

CFG9 : PCIE Graphic Lane Reverse
H = Normal (Default)
L = Lanes Reverse


CFG10 : PCIE Loopback
H = Disable (Default)
L = Enable

CFG16 : FSB Dynamic ODT
H =Enable (Default)
L = Disable


CFG12 : ALL-Z Mode
H =Disable (Default)
L = Enable

CFG13 : XOR Mode
H = Disable (Default)
L = Enable

CFG [13:12] : XOR/ALL-Z
 00 = Reserved
 01= XOR Mode Enabled
 10= All-Z Mode Enabled
11= Normal Operation (Default)



CFG19 : DMI Lane Reversal
H =DMI Lane Reversal
L = Normal (Default)



CFG20 : SDVO/PCIE CONCURRENT MODE
L = Only Digital display port or PCIE is Operational (Default)
H = Digital display port and PCIE are operating simultaneously via the PEG port

<Variant Name>

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title :
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu
Size	Project Name	Rev
C	UL50AT	2.0
Date: Friday, October 16, 2009		Sheet 18 of 97

5

4

3

2

1

D

D

C

C


B


B

A

A

<Variant Name>



		Title :
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu
Size	Project Name	Rev
C	UL50AT	2.0
Date: Friday, October 16, 2009		Sheet 19 of 97








LCI/GLCI disable guidelines
Design guide 4.19

GPIO33:Flash Descriptor Security Override
High = Enable (Default)
Low = Overriden

[ICH_TP3, ACZ_SDOUT] : XOR Chain Entrance Strap
00 = Reserved
01 = Enter XOR Chain
10 = Normal Operation (Default)
11 = Set PCIe Port Config Bit 1












PCIE 1	
PCIE 2	WLAN
PCIE 3	
PCIE 4	
PCIE 5	
PCIE 6	GLAN



SPI_MOSI (relate to MCH_CFG_6)
 iTPM Enable
 H: Enable
 L: Disable(Default)



R2103 2 22.6kOhm 1 1%
 USBRBIAS PN
 Place within 500 mils of ICH








ICH9 Boot BIOS select






	GNT#0	SPICS#1	
LPC	11	1	(default)
PCI	10	0	
SPI	01	0	1

- USB 0 USB Conn.
- USB 1 USB Conn.
- USB 2 Bluetooth
- USB 3
- USB 4 CMOS Camera
- USB 5 Card Reader
- USB 6 WiMax
- USB 7
- USB 8
- USB 9
- USB 10 USB Conn.
- USB 11

<Variant Name>



PCB ID	GPIO38	GPIO39
UL50A	0	0
UL50V	0	1




ASUS Title: **SB ICH9M (3)**


ASUSTek COMPUTER INC. Engineer: **Jack Hsu**

Size: Custom Project Name: **UL50AT** Rev: 2.0

Date: Friday, October 16, 2009 Sheet: 22 of 97



U2001E	Pin	Signal	Current
B4	VSS107	VSS107	
B7	VSS108	VSS108	
B10	VSS109	VSS109	
B13	VSS110	VSS110	
B16	VSS111	VSS111	
B19	VSS112	VSS112	
B22	VSS113	VSS113	
D2	VSS114	VSS114	
D24	VSS115	VSS115	
E7	VSS116	VSS116	
E9	VSS117	VSS117	
E11	VSS118	VSS118	
E13	VSS119	VSS119	
E17	VSS120	VSS120	
E19	VSS121	VSS121	
F21	VSS122	VSS122	
F24	VSS123	VSS123	
G2	VSS124	VSS124	
G5	VSS125	VSS125	
G10	VSS126	VSS126	
G13	VSS127	VSS127	
G16	VSS128	VSS128	
G19	VSS129	VSS129	
G21	VSS130	VSS130	
H10	VSS131	VSS131	
H12	VSS132	VSS132	
H18	VSS133	VSS133	
H23	VSS134	VSS134	
J6	VSS135	VSS135	
J9	VSS136	VSS136	
J11	VSS137	VSS137	
J14	VSS138	VSS138	
J15	VSS139	VSS139	
J21	VSS140	VSS140	
J22	VSS141	VSS141	
J25	VSS142	VSS142	
K9	VSS143	VSS143	
K10	VSS144	VSS144	
K11	VSS145	VSS145	
K12	VSS146	VSS146	
K16	VSS147	VSS147	
K17	VSS148	VSS148	
K23	VSS149	VSS149	
L5	VSS150	VSS150	
L9	VSS151	VSS151	
L10	VSS152	VSS152	
L16	VSS153	VSS153	
L17	VSS154	VSS154	
L21	VSS155	VSS155	
L22	VSS156	VSS156	
L26	VSS157	VSS157	
M9	VSS158	VSS158	
M10	VSS159	VSS159	
M12	VSS160	VSS160	
M14	VSS161	VSS161	
M15	VSS162	VSS162	
M16	VSS163	VSS163	
M17	VSS164	VSS164	
M23	VSS165	VSS165	
N2	VSS166	VSS166	
N6	VSS167	VSS167	
N9	VSS168	VSS168	
N10	VSS169	VSS169	
N12	VSS170	VSS170	
N13	VSS171	VSS171	
N14	VSS172	VSS172	
N16	VSS173	VSS173	
N17	VSS174	VSS174	
N21	VSS175	VSS175	
N22	VSS176	VSS176	
N25	VSS177	VSS177	
P10	VSS178	VSS178	
P12	VSS179	VSS179	
P14	VSS180	VSS180	
P16	VSS181	VSS181	
P20	VSS182	VSS182	
R6	VSS183	VSS183	
R7	VSS184	VSS184	
R8	VSS185	VSS185	
R9	VSS186	VSS186	
R10	VSS187	VSS187	
R16	VSS188	VSS188	
R17	VSS189	VSS189	
R19	VSS190	VSS190	
R21	VSS191	VSS191	
R22	VSS192	VSS192	
R25	VSS193	VSS193	
T2	VSS194	VSS194	
T8	VSS195	VSS195	
T10	VSS196	VSS196	
T11	VSS197	VSS197	
T12	VSS198	VSS198	
T13	VSS199	VSS199	
T14	VSS200	VSS200	
T15	VSS201	VSS201	
T16	VSS202	VSS202	
T23	VSS203	VSS203	
	IC9M_SFF	IC9M_SFF	
	A1	VSS170	
	A25	VSS171	
	AE1	VSS172	
	AE25	VSS173	



<Variant Name>

ASUS		Title : SB ICH9M (5)	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	UL50AT	2.0	
Date: Friday, October 16, 2009	Sheet	24	of 97

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title :
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu
Size	Project Name	Rev
C	UL50AT	2.0
Date: Friday, October 16, 2009		Sheet 26 of 97

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title :
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu
Size	Project Name	Rev
C	UL50AT	2.0
Date: Friday, October 16, 2009		Sheet 26 of 97

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title :
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu
Size	Project Name	Rev
C	UL50AT	2.0
Date: <u>Friday, October 16, 2009</u>		Sheet 27 of 97

5

4

3

2

1

D

D

C

C


B


B

A



A

<Variant Name>

		Title :
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu
Size	Project Name	Rev
C	UL50AT	2.0
Date: <u>Friday, October 16, 2009</u>		Sheet 28 of 97



Latched Input Select









	FSB	FSLC	FSLB	FSLA
BCLK	667	0	1	1
166	800	0	1	0
200	1066	0	0	0

to 12p-DB


to EC-8512

to ICH9M


Int PU/PD R=120K ohm.
* Int PU: pin 5,9,32,33,34
** Int PD pin



Internal Keyboard



SPI Flash ROM (8Mb)



5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title: <Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	32 of 97

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	33 of 97

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title :<Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	34 of 97

5

4

3

2

1

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title :<Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	35 of 97

5

4

3

2

1

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title :<Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	38 of 97

5

4

3

2

1

D

D

C

C


B


B

A

A

<Variant Name>

		Title :<Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	37 of 97



5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title :<Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	39 of 97

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title :
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu
Size	Project Name	Rev
C	UL50AT	2.0
Date: Friday, October 16, 2009		Sheet 40 of 97

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title :
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu
Size	Project Name	Rev
C	UL50AT	2.0
Date: Friday, October 16, 2009		Sheet 41 of 97

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title :<Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	42 of 97

5

4

3

2

1

D

D

C

C


B

B


A

A

<Variant Name>

		Title :<Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	43 of 97

LPC DEBUG PORT



<Variant Name>

ASUS		Title : DEBUG PORT	
ASUSTeK COMPUTER INC.		Engineer: <i>Jack Hsu</i>	
Size	Project Name	Rev	
Custom	UL50AT	2.0	
Date: Friday, October 16, 2009	Sheet 44 of 97		

5

4

3

2

1

D

D

C

C


B

B


A

A



<Variant Name>

		Title :<Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	45 of 97


LCD Power




LVDS CONNECTOR



AC_BAT_SYS



- 12 LVDS_L0N_GM >>> 1 SLN4601A LVDS_L0N_C
- 12 LVDS_L0P_GM >>> 3 SLN4601B LVDS_L0P_C
- 12 LVDS_L1N_GM >>> 1 SLN4602A LVDS_L1N_C
- 12 LVDS_L1P_GM >>> 3 SLN4602B LVDS_L1P_C
- 12 LVDS_L2N_GM >>> 1 SLN4603A LVDS_L2N_C
- 12 LVDS_L2P_GM >>> 3 SLN4603B LVDS_L2P_C
- 12 LVDS_LCLKN_GM >>> 1 SLN4604A LVDS_LCLKN_C
- 12 LVDS_LCLKP_GM >>> 3 SLN4604B LVDS_LCLKP_C



5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title :<Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	47 of 97



<Variant Name>

		Title : Hybrid Switch	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	UL50AT	2.0	
Date: Friday, October 16, 2009	Sheet	48	of 97

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title : HDMI LEVEL SHIFT
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu
Size C	Project Name UL50AT	Rev 2.0
Date: Friday, October 16, 2009		Sheet 49 of 97



1nd: 06G023096010 G780P11U SOP-8
 2nd: 06G023026012 MAX6657YMS+ SOP-8

Route CPU_THRM_DA , CPU_THRM_DC and MEM_THERM_DA , MEM_THERM_DC on the same layer

-----OTHER SIGNALS
 10 mils
 =====GND
 10 mils
 =====H_THERMDA(10 mils)
 10 mils
 =====H_THERMDC(10 mils)
 10 mils
 =====GND
 10 mils
 -----OTHER SIGNALS


Avoid FSB,Power

Thermal Seneor




<Variant Name>

SATA HDD



SATA ODD



5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	52 of 97

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	53 of 97

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	54 of 97

5

4

3

2

1

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	55 of 97

5

4

3

2

1

5

4

3

2

1

D

D

C

C


B

B



A

A

<Variant Name>

		Title : LID	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	UL50AT	2.0	
Date:	Friday, October 16, 2009	Sheet	56 of 97

Discharge Circuit



5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	56 of 97

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title :
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu
Size	Project Name	Rev
C	UL50AT	2.0
Date: Friday, October 16, 2009		Sheet 59 of 97

5


4

3


2


1

DC-IN




Battery Connector





Bluetooth Connector

max. 60mA



<Variant Name>

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	62 of 97

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	63 of 97

5

4

3

2

1

5

4

3

2

1

D

D

C

C


B

B







A

A

<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	64 of 97

Screw Hole & SMT Nut



5

4

3

2

1

D

D

C

C


B

B


A

A


<Variant Name>

		Title :
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu
Size	Project Name	Rev
C	UL50AT	2.0
Date: <u>Friday, October 16, 2009</u>		Sheet 66 of 97


Touch Pad / LED Board







Camera Module



Function Board





FLY USB Cable



IO BOARD - 02

- LAN IC
- RJ45
- CRT
- RTC Conn.
- MiniCard




- 21 PCIE_RXP6_LAN
- 21 PCIE_RXN6_LAN
- 21 PCIE_TXP6_LAN
- 21 PCIE_TXN6_LAN
- 29 CLK_PCIE_LAN
- 29 CLK_PCIE_LAN#
- 29 CLK_PCIE_MINICARD
- 29 CLK_PCIE_MINICARD#
- 29 CLK_REQ_LAN#
- 29 CLK_REQ_WLAN#
- 21 WLAN_ON
- 22 PCIE_WAKE#
- 30 PWRSW#
- 12 CRT_BLUE
- 12 CRT_GREEN
- 12 CRT_RED

80.67 PWR_LED#
30 WLAN_PWR_CNT#

R1.1

1A for +5VS, 100mA for +5VSUS, +3VA




12G160200606
BtoB CON 60P,0.8MM,M,S/T,SMT

- USB 0 USB Conn.
- USB 1 USB Conn.
- USB 2 Bluetooth
- USB 3
- USB 4 CMOS Camera
- USB 5 Card Reader
- USB 6 WiMax
- USB 7
- USB 8
- USB 9
- USB 10 USB Conn.
- USB 11


IO BOARD - 01

- HDMI Conn.
- USB Conn. x2
- MIC-IN Conn.
- Head Phone Conn.
- Audio IC
- Card Reader IC
- Card Reader Conn.



- 12 HDMI_CLKN
- 12 HDMI_CLKP
- 12 HDMI_TX0N
- 12 HDMI_TX0P
- 12 HDMI_TX1N
- 12 HDMI_TX1P
- 12 HDMI_TX2N
- 12 HDMI_TX2P
- 11 HDMI_CLK
- 11 HDMI_DAT
- 12,48 HDMI_HP
- 30 SD_CD#_EC
- 30 OP_SD#
- 29 CLK_CARD_READER_48

1.5A
2A



12G160200606
BtoB CON 60P,0.8MM,M,S/T,SMT

ASUS Title : B TO B CONNECTOR

ASUSTek COMPUTER INC. Engineer: Jack Hsu

Size Project Name

Custom UL50AT

Date: Friday, October 16, 2009 Sheet 68 of 97

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	69 of 97

5

4

3

2

1

D

D

C

C

B

B

A

A

		Title: M10M-GE1 (1)	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size	Project Name	Date	Rev
C	UL50AT	Friday, October 16, 2009	2.0
Date: Friday, October 16, 2009		Sheet	70 of 97

5

4

3

2

1

D

D

C

C

B

B

A

A

		Title: M10M-GE1 (2)	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	71 of 97

5

4

3

2

1

D

D

C

C

B

B

A

A

		Title: M10M-GE1 (3)	
<small>ASUSTeK Corporation</small>		Engineer: Alan Chen	
Size	Project Name	Rev	
C	UL50AT	2.0	
<small>Date: Friday, October 16, 2009</small>		<small>Sheet 72 of 97</small>	

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

		Title: M10M-GE1 (4)	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	78 of 97

5

4

3

2

1

D

D

C

C

B

B

A

A

		Title: M10M-GE1 (5)	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	74 of 97

5

4

3

2

1

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title: M10M-GE1 (6)	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	78 of 97

5

4

3

2

1

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title VGA Power Sequence	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	76 of 97

5

4

3

2

1

D

D

C

C

B

B

A

A

		Title: <Title>	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size	Project Name	Rev	
C	UL50AT <Variant Name>	2.0	
Date: Friday, October 16, 2009		Sheet	77 of 97

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title:	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	78 of 97

5

4

3

2

1

D

D

C


C

B


B

A

A

		Title: >	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	79 of 97



R2.1 7/29 for OC



CPU VID=1.2V

Vcore_Cnt1	Vcore_Cnt2	Voltage	Offset
H	H	1.3988V	VID+222mV
H	L	1.3488V	VID+26mV
L	H	1.25V	VID+196mV
L	L	1.2V	VID


modify 10/15 for OC












Modify 05/18



Power monitor



modify 10/15 for OC



Total count: 37 pcs


<Variant Name>



ASUSTek COMPUTER INC. CH/Fre Engineer:

Size Custom Project Name UL50AT Rev 2.0

Date: Friday, October 16, 2009 Sheet 60 of 97



+5VSUS
I_{max}=4A
OCP=5.5A

+3VAO

+3VAO I_{max}=400mA
OCP=450mA


+12VSUS I_{max}=5mA
V_{out}=V_{out1}+2XVLGATE1-4XVD


VOL_SEL	Voltage
H	3.3V
L	3.25V

- T8114 TPC28T +5VA
- T8108 TPC28T +12VSUS
- T8109 ENBL
- T8110 TPC28T GND
- T8111 TPC28T GND
- T8112 TPC28T GND
- T8113 TPC28T GND
- T8101 TPC28T +3VO
- T8102 TPC28T +3VSUS
- T8103 TPC28T +5VO
- T8104 TPC28T +5VSUS
- T8105 TPC28T +5VAO
- T8106 TPC28T +3VAO
- T8107 TPC28T +3VA


FOR POWER TEST

- JP8105 SGL_JUMP CPU_VRON 30
- JP8106 SGL_JUMP CPU_VRON_PWR 80
- JP8107 SGL_JUMP SUSB_EC# 30.57.92
- JP8108 SGL_JUMP SUSB#_PWR 82.91
- JP8109 SGL_JUMP SUSC_EC# 30.57
- JP8110 SGL_JUMP SUSC#_PWR 83.91
- JP8111 SGL_JUMP VSUS_ON_PWR 30





R2.1 Modify 7/29 for OC



VOL_SEL2	VOL_SEL	Voltage
L	L	1V
L	H	1.05V
H	L	N/A(1.079V)
H	H	1.129V

- T8201 TPC28T
- +1.05VO 1
- T8202 TPC28T
- +VCCP 1
- T8203 TPC28T
- GND 1
- T8204 TPC28T
- GND 1


<Variant Name>

ASUS Title : POWER_IO_+VCCP

ASUSTek COMPUTER INC. Engineer:


Size	Project Name	Rev
Custom	UL50AT	2.0

Date: Friday, October 16, 2009 Sheet 82 of 97




- T8313 TPC28T +1.5V 1
- T8314 TPC28T +1.5V 1
- T8309 TPC28T +0.75V 1
- T8310 TPC28T +0.75V 1
- T8311 TPC28T GND 1
- T8312 TPC28T GND 1
- T8315 TPC28T SM_PWROK 1


4/14 EE Modify: Set Source Selection




EE Modify 0521 : Change to 100K




4/14 EE Modify: Add for DDR3 SM_PWROK



VOL_SEL2	VOL_SEL	Voltage
L	L	1.43V
L	H	1.5V
H	L	N/A(1.512V)
H	H	1.58V




+1.8VS




- T8401 TPC28T
+1.8VO 1
- T8402 TPC28T
+1.8VS 1
- T8403 TPC28T
GND 1
- T8404 TPC28T
GND 1

<Variant Name>

		Title : POWER_IO_+1.8VS	
ASUSTeK COMPUTER INC.		Engineer: CH/Fred	
Size	Project Name	Rev	
Custom	UL50AT	2.0	
Date: Friday, October 16, 2009	Sheet	84	of 97




<Variant Name>

		Title : POWER_I/O_VGA
ASUSTeK COMPUTER INC.		Engineer: CH/Fred
Size	Project Name	Rev
B	UL50AT	2.0
Date: Friday, October 16, 2009		Sheet 85 of 97





<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC.		Engineer: CH/Fred	
Size	Project Name	Rev	
Custom	UL50AT	2.0	
Date: Friday, October 16, 2009	Sheet	86	of 97




<Variant Name>

		Title : <Title>
ASUSTeK COMPUTER INC.		Engineer: CH/Fred
Size	Project Name	Rev
A	UL50AT	2.0
Date: Friday, October 16, 2009		Sheet 87 of 97



Power Limit = 65W




TOTAL COUNT:56 PCS


Battery Cells

BATSEL_1	BATSEL_0	CELLS
H	H	2 CELLS
L	H	2 CELLS
H	L	3 CELLS
L	L	4 CELLS

Charger IC and EC Code correlation sheet :
 Charger MAX8725 => EC CODE : 200
 Charger MAX17015 => EC CODE : 201
 Charger MB39A132 => EC CODE : 202



<Variant Name>

		Title : <Title>
ASUSTeK COMPUTER INC.		Engineer: <i>CH/Fred</i>
Size	Project Name	Rev
A	UL50AT	2.0
Date: <i>Friday, October 16, 2009</i>		Sheet <i>89</i> of <i>97</i>

5

4

3

2

1

D

D

C

C

B

B


A

A

<Variant Name>


		Title : POWER_DETECT	
ASUSTeK COMPUTER INC.		Engineer: CH/Fred	
Size	Project Name	Rev	
Custom	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	90 of 97

SUSB#_PWR POWER



Total count: 19 pcs

SUSC#_PWR POWER




T9101	TPC28T	T9111	TPC28T
+12VSUS	1	+3VSUS	1
T9102	TPC28T	T9113	TPC28T
+12VS	1	+3VS	1
T9103	TPC28T	T9115	TPC28T
+12V	1	+3V	1
T9104	TPC28T	T9120	TPC28T
+5VSUS	1	+1.5V	1
T9106	TPC28T	T9121	TPC28T
+5V	1	+1.5VS	1
T9110	TPC28T	T9123	TPC28T
+5V	1	SUSB#_PWR1	1
		T9114	TPC28T
		SUSC#_PWR1	1

<Variant Name>

ASUS		Title :POWER_LOAD SWITCH	
ASUSTeK COMPUTER INC.		Engineer: CH/Fred	
Size	Project Name	Rev	
B	UL50AT	2.0	
Date: Friday, October 16, 2009	Sheet	91	of 97

POWER GOOD DETECTOR



<Variant Name>		ASUS		Title :POWER_PROTECT	
ASUSTeK COMPUTER INC.		Engineer:		CH/Fred	
Size	Project Name			Rev	
B	UL50AT			2.0	
Date: Friday, October 16, 2009		Sheet		92	of 97

5

4

3

2

1

D

D

C

C

B

B

A

A

<Variant Name>

		Title : POWER_SIGNAL	
ASUSTeK COMPUTER INC.		Engineer: CH/Fred	
Size	Project Name	Rev	
Custom	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet 93 of 97	


5


4

3


2

1







<Variant Name>

		Title : <Title>
ASUSTeK COMPUTER INC.		Engineer: <i>CH/Fred</i>
Size	Project Name	Rev
A	UL50AT	2.0
Date: <i>Friday, October 16, 2009</i>		Sheet <i>95</i> of <i>97</i>

Rev	Date	Description
1.00		First Release!
1.10		
2.00		

<Variant Name>

		Title : HISTORY
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu
Size Custom	Project Name UL50AT	Rev 2.0
Date: Friday, October 16, 2009		Sheet 96 of 97



Power On Sequence

① → ⑱