


# TE1 Block Diagram

## PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : SGND
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : BOT

- VCC\_CORE
- +1.5V
- +1.05V
- +1.25V
- +1.8VSUS
- +1.8V
- +3VPCU
- +3V\_S5
- +3VSUS
- +3V
- +5VPCU
- +5V\_S5
- +5V
- +SMDDR\_VTERM
- +SMDDR\_VREF




### ETO BOM OPTION

- IV# : DINA
- REV : VCA/B
- CSW : C/ C/NO/ B/S
- CSW : G/ S/NO/ B/S
- NEW# : N/ N/ C/NO/ B/S
- LED# : LED TYPE PANEL
- LED# : LED TYPE PANEL
- CIR# : CIR


Quanta Computer Inc.  
PROJECT : TR1  
Block Diagram  
Date: Tuesday, September 18, 2007

### Clock Generator




### BSEL Frequency Select Table





FSC	F8B	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz



### Clock Gen I2C




**Quanta Computer Inc.**  
**PROJECT : TB1**  
 CLK\_GEN / CK505  
 Date: Thursday, September 20, 2007 Sheet 2 of 38





**Quanta Computer Inc.**  
**PROJECT : TE1**  
 Size: \_\_\_\_\_ Document Number: \_\_\_\_\_ Rev: 1A  
 CPU(1 of 2)/FAN/Thermal  
 Date: Thursday, September 20, 2007 Sheet 3 of 38

CPU (Power)




**Quanta Computer Inc.**  
 PROJECT : TEL  
 Size: Document Number: CPU(2 of 2) Rev: 1A  
 Date: Thursday, September 20, 2007 Sheet: 4 of 35





NB(Memory controller)




**Quanta Computer Inc.**  
**PROJECT : TEL**

Size	Document Number	Rev
	MCH DDR(3 of 7)	1A
Date	Thursday, September 20, 2007	Sheet 7 of 38




NB(Power-1)




**Quanta Computer Inc.**  
**PROJECT : TE1**

Size: Document Number: GMCH Power-1(4 of 7) Rev: 1A  
 Date: Friday, September 21, 2007 Sheet: 8 of 38







**Quanta Computer Inc.**  
**PROJECT : TE1**

Size	Document Number	Rev
	<b>GMCH Power-3(6 of 7)</b>	1A
Date:	Thursday, September 20, 2007	Sheet 10 of 38

## Strap table(base on checklist Ver1.6)

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) signal  
 CFG[17:3] Have internal Pull-up  
 CFG[18:19] Have internal Pull-down  
 Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	Intel? Management Engine Crypto strap	0 = Intel? Management Engine Crypto Transport Layer.Security (TLS) cipher suite with no confidentiality 1= Intel Management Engine Crypto TLS Cipher Suite with confidentiality (default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE is operation(Default) 1 = SDVO and PCIE are operating simultaneously via the PEG port

### DMI X2 Select

MCH_CFG_5	Low = DMI X2 High = DMI X4(Default)
-----------	--




### DMI Lane Reversal

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--



### XOR /ALLz /Clock Un-gating

MCH_CFG_2	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)



### PCI Express Graphics

MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--



### SDVO Present

Strap define at External HDMI control page

### FSB Dynamic ODT

MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	---



### SDVO/PCIE Concurrent operation

MCH_CFG_20	Low = Only SDVO or PCIE is operational(Default) High = SDVO and PCIE are operating simultaneously via the PEG port
------------	---





		<b>Quanta Computer Inc.</b> PROJECT : TE1	
Date: Thursday, September 20, 2007		Sheet: 11 of 38	




DDRII A CHANNEL

DDRII B CHANNEL

M\_A\_A13\_0I M\_A\_A[13..0] (7,13)  
 M\_B\_A13\_0I M\_B\_A[13..0] (7,13)




Place one cap close to every 2-pull-up resistor terminated to SMDDR\_VTERM




**Quanta Computer Inc.**  
 PROJECT : TE1

Size	Document Number	Rev
	DDR RES. ARRAY	1A
Date	Thursday, September 30, 2007	Sheet 12 of 38





SB-PCIE/USB/DMI



**A16 SWAP Override strap**

PCI_GNT#3	Low = A16 swap override enabled High = Default
-----------	---

GNT#3 R469 \*1K\_4


**ICH8 Boot BIOS select**

PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC

SPI\_CS#1 R467 \*1K\_4


GNT#0 R244 \*1K\_4

SB-PCI



**PCI ROUTING TABLE**




REQ# / GNT0#	ADSEL	INTERRUPT	DEVICE
REQ0# / GNT0#	AD17	INTA#	OZ129T
REQ1# / GNT1#	AD20	INTC#	CB1410



**Quanta Computer Inc.**

**PROJECT : TEL**

Site	Document Number	Rev
	ICH8M PCIE(2 of 4) BIOS	1A
Date	Thursday, September 20, 2007	Sheet 15 of 38




**No Reboot strap**

SPKR	Low = Default
	High = No Reboot

- SPKR R286 \*10K\_4
- GPIO35 R314 10K\_4
- THERM\_ALERT# R282 8.2K\_4
- SERIRQ R308 10K\_4
- CLKRUN# R561 8.2K\_4
- MCH\_ICH\_SYNC#\_R R558 10K\_4
- CL\_RST#1 R310 10K\_4
- KBSM#\_ICH R560 10K\_4
- SC# R304 10K\_4
- ICH\_GPIO4# R285 10K\_4
- RST\_HDD# R343 10K\_4
- GPIO36 R340 8.2K\_4
- GPIO37 R560 8.2K\_4
- PM\_DPRSLPVR R573 100K\_4
- ICH\_PWRK# R294 10K\_4
- ICH\_GPIO14 R298 10K\_4
- HPDINT R305 \*10K\_4
- ICH\_GPIO39 R562 10K\_4

- SMLNK0 R272 10K\_4
- SMLNK1 R290 10K\_4
- SYS\_RST# R273 10K\_4
- DNBSWON# R235 \*10K\_4
- ICH\_GPIO24 R571 \*10K\_4
- HPDACT R568 \*10K\_4
- R# R275 10K\_4
- SCLK R570 2.2K\_4
- SDATA R279 2.2K\_4
- SMB\_ALERT# R567 10K\_4
- PCIE\_WAKE# R346 1K\_4
- PM\_BATLOW#\_R R270 8.2K\_4
- GPIO12 R280 10K\_4

Board ID	ID4	ID3	ID2	ID1	ID0	M/L
NEW CARD					H	L
COPY Panel				H	L	
W/ G-SENSOR			H	L		
W/ TV		H	L			
W/O TV						
W/ HDMI	H	L				
Main Stream					H	L
Low Cost						






**Quanta Computer Inc.**  
PROJECT : TB1

Size	Document Number	Rev
	ICH8M GPIO(3 of 4)	1A
Date	Thursday, September 20, 2007	Sheet 16 of 38





VGA/B conn



VIN(ALM)	4A
VDD_SV(BURN)	0.5A
VDD_3.3V(BURN)	2.5A


**Quanta Computer Inc.**  
**PROJECT : TE1**

Size	Document Number	Rev
	<b>VGA CONNECTOR</b>	1A


Date: Thursday, September 20, 2007 Sheet 18 of 38



CRT






HOLE




**Quanta Computer Inc.**  
**PROJECT : TEL**

Size	Document Number	Rev
	CRT	1A
Date: Thursday, September 20, 2007	Sheet	20 of 38

















**MINI Card 4-D/Robson**

	UMA	Discrete
1	WLAN	WLAN
2	TV or Robson	HD-DVD
3	HD-DVD or Robson	N.C
4	N.C	Robson

**Quanta Computer Inc.**  
PROJECT : TEL  
MINI CARD  
Rev. 1A








**Quanta Computer Inc.**

**PROJECT : TEL**

Size: Document Number  
 Date: Thursday, September 20, 2007  
 Sheet: 26 of 35

New Card/Keyboard/WTB  
 Rev: 1A





**Quanta Computer Inc.**  
PROJECT : T81






Doc. Number	TP/SW/LED	Rev	1A
Date	Thursday, September 26, 2007	Sheet	27 of 28





Codec(CX20561)





**Quanta Computer Inc.**  
**PROJECT : TR1**  
**DocuName: CX205601**  
 Rev 1A  
 Date: Thursday, September 20, 2007





**Quanta Computer Inc.**  
 PROJECT : TEL  
 Document Number :  
 Audio JACK/VR/FM  
 Date : Thursday, September 20, 2007  
 Sheet 30 of 38




		PROJECT : BU2/B01	
		Quanta Computer Inc.	
Doc No	Doc Number	Rev	F
Part No	CHARGER (ISL88731)		
Date	Thursday, September 20, 2007	Sheet	31 of 38












$TON = 3.85p * RTON * Vout / (Vin - 0.5)$   
 $Frequency = Vout / (Vin * TON)$

AO1412  $R_{ds} = 4.6m\Omega$   
 12.17A OCP ---  $OC = 2.8K$  (CS22803F914)



**PROJECT : BU2/B01**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	VTT 1.05V (RT8202)	10
Date	Friday, September 21, 2007	Sheet 34 of 38




$R1 = (100 \cdot V_{out} - R2)K$


if tune  $V_{out}$  PR38 un-mount, PR156 PR165 mount




PROJECT : BU2/B01  
 Quanta Computer Inc.  
 Size: Document Number: DDR 1.8V(TPSS1116)  
 Date: Thursday, September 20, 2007 Sheet 35 of 38



Model	REV	DATE	CHANGE LIST	NOTE
TE1	01	20070824	FIRST RELEASED : 20070824	
	02			



**Quanta Computer Inc.**  
 PROJECT : TE1  
 Document Number  
 Change list  
 Date: Monday, September 10, 2007 Page: 17 of 38

Power Tree Table



Power Distribution List

Power	Distribution
VCC_CORE	CPU
+5VPCU	ICH8M, RJ45/USB /B, USB/esATA, Satellite LED, CIR
+3VPCU	RTC, HALL SENSOR, KB, TP/FP/LED /B, Power /B, Kill SW, EC, ID, SPI Flash, CIR
+1.5V	CPU, GMCH, ICH8M, Mini Card, New Card
+1.8VSUS	GMCH, DDR
+SMDDR_VREF	GMCH, DDR
+SMDDR_VTERM	DDR
+1.05V	CPU, CLK, Thermal Trip, GMCH, ICH8M
+5V_S5	ICH8M, G-SENSOR, Felica, USB/esATA
+5V	CPU, ICH8M, VGA, Camera, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, TP/FP/LED /B, EC, Speaker, Headphone
+3V	CLK, CPU Thermal Monitor, FAN, GMCH, DDR, ICH8M, VGA, LCD/LED Panel, HALL SENSOR, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, Cardreader (OZ129T) Mini Card, KB, TP/FP/LED /B, RJ45/USB /B, Bluetooth, MMB, New Card, PC BEEP, EC, Codec (CX20561), VR, Headphone, MDC
+3V_S5	ICH8M, Mini Card, RJ45/USB /B, New Card
+3VSUS	ICH8M, FP
+1.8V	HDMI, Cardreader (OZ129T)
+1.25V	CLK, GMCH, ICH8M


**Quanta Computer Inc.**  
 PROJECT : TR1  
 Document Name: Power Tree Table  
 Date: Monday, September 10, 2007 Page 38 of 38