20 Vcc

16 O<sub>3</sub> 15 O<sub>4</sub> 14 O<sub>5</sub>

# V54LS/74LS573 0///23

## OCTAL D-TYPE LATCH

(With 3-State Outputs)

**DESCRIPTION** — The '573 is a high speed octal latch with <u>buffered</u> common Latch Enable (LE) and buffered common Output Enable (OE) inputs.

This device is functionally identical to the 'LS373, but has different pinouts. For truth tables, discussion of operations and ac and dc specifications, please refer to the 'LS373 data sheet.

- INPUTS AND OUTPUTS ON OPPOSITE SIDES OF PACKAGE ALLOWING EASY INTERFACE WITH MICROPROCESSORS
- USEFUL AS INPUT OR OUTPUT PORT FOR MICROPROCESSORS
- FUNCTIONALLY IDENTICAL TO 'LS373
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

#### **ORDERING CODE:** See Section 9

ł	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
PKGS		$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{C to} +70^{\circ} \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	
Plastic DIP (P)	A	74LS573PC		9Z
Ceramic DIP (D)	Α	74LS573DC	54LS573DM	4E
Flatpak (F)	Α	74LS573FC	54LS573FM	4F

# 

V<sub>CC</sub> = Pin 20 Gnd = Pin 10

CONNECTION DIAGRAM
PINOUT A

ÕE 1

D3 5

### INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
D <sub>0</sub> — D <sub>7</sub> <u>LE</u> <u>OE</u> O <sub>0</sub> — O <sub>7</sub>	Data Inputs Latch Enable Input (Active HIGH) 3-State Output Enable Input (Active LOW) 3-State Latch Outputs	0.5/0.25 0.5/0.25 0.5/0.25 65/15 (25)/(7.5)