
SCES576C-JUNE 2004-REVISED JUNE 2007

FEATURES

- Control Inputs V_{IH}/V_{IL} Levels Are Referenced to V_{CCA} Voltage
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2-V to 3.6-V Power-Supply Range
- I/Os Are 4.6-V Tolerant
- I_{off} Supports Partial Power-Down-Mode Operation

- Max Data Rates
 - 380 Mbps (1.8-V to 3.3-V Translation)
 - 200 Mbps (<1.8-V to 3.3-V Translation)
 - 200 Mbps (Translate to 2.5 V or 1.8 V)
 - 150 Mbps (Translate to 1.5 V)
 - 100 Mbps (Translate to 1.2 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 8000-V Human-Body Model (A114-A)
 - 150-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



DESCRIPTION/ORDERING INFORMATION

This 4-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.2 V to 3.6 V. The SN74AVC4T245 is optimized to operate with V_{CCA}/V_{CCB} set at 1.4 V to 3.6 V. It is operational with V_{CCA}/V_{CCB} as low as 1.2 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVC4T245 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (\overline{OE}) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ} .

The SN74AVC4T245 is designed so that the control pins (1DIR, 2DIR, 1OE, and 2OE) are supplied by V_{CCA}.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

4-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES576C-JUNE 2004-REVISED JUNE 2007



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, then both ports are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

T _A	PAC	(AGE ⁽¹⁾⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Tape and reel	SN74AVC4T245RGYR	WT245
	QFN – RSV Tape and reel		SN74AVC4T245RSVR	2WU
	SOIC - D	Tube	SN74AVC4T245D	AVC 4T2.45
–40°C to 85°C	30IC - D	Tape and reel	SN74AVC4T245DR	AVC4T245
	TSSOP – PW	Tube	SN74AVC4T245PW	WT245
	13307 – PW	Tape and reel	SN74AVC4T245PWR	VV 1 243
	TVSOP – DGV Tape and reel		SN74AVC4T245DGVR	WT245


Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE⁽¹⁾ (each 2-bit section)

CONTRO	L INPUTS	OUTPUT (CIRCUITS	OPERATION
ŌĒ	DIR	A PORT	B PORT	OPERATION
L	L	Enabled	Hi-Z	B data to A bus
L	Н	Hi-Z	Enabled	A data to B bus
Н	X	Hi-Z	Hi-Z	Isolation

(1) Input circuits of the data I/Os are always active.

LOGIC DIAGRAM (POSITIVE LOGIC) FOR 1/2 OF AVC4T245



⁽²⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

SN74AVC4T245 **4-BIT DUAL-SUPPLY BUS TRANSCEIVER** WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES576C-JUNE 2004-REVISED JUNE 2007

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
V_{CCA}	Supply voltage range		-0.5	4.6	V
		I/O ports (A port)	-0.5	4.6	
V_{I}	Input voltage range (2)	I/O ports (B port)	-0.5	4.6	V
		Control inputs	-0.5	4.6	
W	Voltage range applied to any output in the high-impedance or power-off state (2)	A port	-0.5	4.6	V
V _O	power-off state (2)	B port	-0.5	4.6	V
	Valence and a decrease with the bight and a decrease (2)(3)	A port	-0.5	V _{CCA} + 0.5	V
Vo	Voltage range applied to any output in the high or low state (2)(3)	B port	-0.5	V _{CCB} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CCA} , V _{CCB} , or GND			±100	mA
		D package ⁽⁴⁾		73	
		DB package ⁽⁴⁾		82	
0	Declare the small instead on a	DGV package ⁽⁴⁾		120	0000
θ_{JA}	Package thermal impedance	PW package ⁽⁴⁾		108	°C/W
		RGY package ⁽⁵⁾		39	
		RSV package		184	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed. The package thermal impedance is calculated in accordance with JESD 51-7.

⁽⁵⁾ The package thermal impedance is calculated in accordance with JESD 51-5.

SN74AVC4T245 **4-BIT DUAL-SUPPLY BUS TRANSCEIVER**

WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS



Recommended Operating Conditions(1)(2)(3)

SCES576C-JUNE 2004-REVISED JUNE 2007

			V _{CCI}	V _{cco}	MIN	MAX	UNIT
V_{CCA}	Supply voltage				1.2	3.6	V
V_{CCB}	Supply voltage				1.2	3.6	V
			1.2 V to 1.95 V		$V_{CCI} \times 0.65$		
V_{IH}	High-level input voltage	Data inputs ⁽⁴⁾	1.95 V to 2.7 V		1.6		V
	mpat voltago		2.7 V to 3.6 V		2		
			1.2 V to 1.95 V			$V_{\text{CCI}} \times 0.35$	
V_{IL}	Low-level input voltage	Data inputs ⁽⁴⁾	1.95 V to 2.7 V			0.7	V
	mpat voltago		2.7 V to 3.6 V			0.8	
		212	1.2 V to 1.95 V		$V_{\text{CCA}} \times 0.65$		
V_{IH}	High-level input voltage	DIR (referenced to V _{CCA}) ⁽⁵⁾	1.95 V to 2.7 V		1.6		V
	put remage	(Total all add to TCCA)	2.7 V to 3.6 V		2		
			1.2 V to 1.95 V			$V_{\text{CCA}} \times 0.35$	
V_{IL}	Low-level input voltage	DIR (referenced to V _{CCA}) ⁽⁵⁾	1.95 V to 2.7 V			0.7	V
	mpat voltago	(Totoronood to VCCA)	2.7 V to 3.6 V			0.8	
V_{I}	Input voltage				0	3.6	V
V _O	Output voltage	Active state			0	V_{CCO}	V
V O	Output voltage	3-state			0	3.6	V
				1.1 V to 1.2 V		-3	
				1.4 V to 1.6 V		-6	
I_{OH}	High-level output c	urrent		1.65 V to 1.95 V		-8	mA
				2.3 V to 2.7 V		-9	
				3 V to 3.6 V		-12	
				1.1 V to 1.2 V		3	
				1.4 V to 1.6 V		6	
I_{OL}	Low-level output cu	urrent		1.65 V to 1.95 V		8	mA
				2.3 V to 2.7 V		9	
				3 V to 3.6 V		12	
Δt/Δν	Input transition rise	e or fall rate				5	ns/V
T _A	Operating free-air t	emperature			-40	85	°C

⁽¹⁾ V_{CCI} is the V_{CC} associated with the input port.
(2) V_{CCO} is the V_{CC} associated with the output port.
(3) All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
(4) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} max = V_{CCI} × 0.3 V
(5) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7 V, V_{IL} max = V_{CCA} × 0.3 V

SN74AVC4T245 4-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES576C-JUNE 2004-REVISED JUNE 2007


Electrical Characteristics (1)(2)

over recommended operating free-air temperature range (unless otherwise noted)

D 4	DAMETER	TEST CONDI	LIONE	V	V	TA	= 25°C		-40°C to 8	5°C	UNIT
PA	RAMETER	TEST CONDI	IIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNII
		$I_{OH} = -100 \mu A$		1.2 V to 3.6 V	1.2 V to 3.6 V				V _{CCO} - 0.2		
		$I_{OH} = -3 \text{ mA}$		1.2 V	1.2 V		0.95				
\ <i>/</i>		I _{OH} = -6 mA	\ \ \ \ \ \	1.4 V	1.4 V				1.05		V
V _{OH}		I _{OH} = -8 mA	$V_I = V_{IH}$	1.65 V	1.65 V				1.2		V
		I _{OH} = -9 mA		2.3 V	2.3 V				1.75		
		I _{OH} = -12 mA		3 V	3 V				2.3		
		I _{OL} = 100 μA		1.2 V to 3.6 V	1.2 V to 3.6 V					0.2	
		$I_{OL} = 3 \text{ mA}$		1.2 V	1.2 V		0.25				
\/		$I_{OL} = 6 \text{ mA}$	$V_I = V_{IL}$	1.4 V	1.4 V					0.35	V
V_{OL}		$I_{OL} = 8 \text{ mA}$	VI = VIL	1.65 V	1.65 V					0.45	V
		$I_{OL} = 9 \text{ mA}$		2.3 V	2.3 V					0.55	
		I _{OL} = 12 mA		3 V	3 V					0.7	
l _l	Control inputs	$V_I = V_{CCA}$ or GND		1.2 V to 3.6 V	1.2 V to 3.6 V		±0.025	±0.25		±1	μΑ
	A or D nort	\\ o \\ \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V	0 V	0 V to 3.6 V		±0.1	±1		±5	
l _{off}	A OI B POIL	V_I or $V_O = 0$ to 3.6	V	0 V to 3.6 V	0 V		±0.1	±1		±5	μA
l _{OZ}	A or B port	$V_O = V_{CCO}$ or GND $V_I = V_{CCI}$ or GND,	OE = V _{IH}	3.6 V	3.6 V		±0.5	±2.5		±5	μA
				1.2 V to 3.6 V	1.2 V to 3.6 V					8	
I_{CCA}		$V_I = V_{CCI}$ or GND,	$I_O = 0$	0 V	0 V to 3.6 V					-2	μΑ
				0 V to 3.6 V	0 V					8	
				1.2 V to 3.6 V	1.2 V to 3.6 V					8	
I_{CCB}		$V_I = V_{CCI}$ or GND,	$I_O = 0$	0 V	0 V to 3.6 V					8	μΑ
				0 V to 3.6 V	0 V					-2	
I _{CCA} -	+ I _{CCB}	$V_I = V_{CCI}$ or GND,	I _O = 0	1.2 V to 3.6 V	1.2 V to 3.6 V					16	μΑ
Ci	Control inputs	V _I = 3.3 V or GND		3.3 V	3.3 V		3.5			4.5	pF
Cio	A or B port	$V_O = 3.3 \text{ V or GND}$)	3.3 V	3.3 V		6			7	pF

 $[\]begin{array}{ll} \hbox{(1)} & V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \\ \hbox{(2)} & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \\ \end{array}$

4-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS





Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 1.2 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V	V _{CCB} = 1.5 V ± 0.1 V	V _{CCB} = 1.8 V ± 0.15 V	V _{CCB} = 2.5 V ± 0.2 V	V _{CCB} = 3.3 V ± 0.3 V	UNIT												
	(INPOT)	(001F01)	TYP	TYP	TYP	TYP	TYP													
t _{PLH}	А	В	3.4	2.9	2.7	2.6	2.8	20												
t _{PHL}	A	В	3.4	2.9	2.7	2.6	2.8	ns												
t _{PLH}	В	А	3.6	3.1	2.8	2.6	2.6	20												
t _{PHL}	Ь	A	3.6	3.1	2.8	2.6	2.6	ns												
t _{PZH}	ŌĒ	^	5.6	4.7	4.3	3.9	3.7	20												
t _{PZL}	OE	A	5.6	4.7	4.3	3.9	3.7	ns												
t _{PZH}	ŌĒ	В	5	4.3	3.9	3.6	36.6	20												
t _{PZL}	OE	Б	5	4.3	3.9	3.6	3.6	ns												
t _{PHZ}	ŌĒ	А	6.2	5.2	5.2	4.3	4.8	20												
t _{PLZ}	OE	A	6.2	5.2	5.2	4.3	4.8	ns												
t _{PHZ}	ŌĒ	Р	5.9	5.1	5	4.7	5.5	no												
t _{PLZ}		OE	OE	OE	OE	OE	OE	OE	OE	OE	OE	OE	OE	OE	В	5.9	5.1	5	4.7	5.5

Switching Characteristics

over recommended operating free-air temperature range, V_{CCA} = 1.5 V \pm 0.1 V (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V	V _{CCB} = ± 0.1		V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.	= 3.3 V 3 V	UNIT																				
	(INPOT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX																					
t _{PLH}	А	В	3.2	0.3	6.3	0.3	5.2	0.4	4.2	0.4	4.2	no																				
t _{PHL}	A	В	3.2	0.3	6.3	0.3	5.2	0.4	4.2	0.4	4.2	ns																				
t _{PLH}	В	А	3.3	0.7	6.3	0.5	6	0.4	5.7	0.3	5.6	no																				
t _{PHL}	Ь	A	3.3	0.7	6.3	0.5	6	0.4	5.7	0.3	5.6	ns																				
t _{PZH}	ŌĒ	^	4.9	1.4	9.6	1.1	9.5	0.7	9.4	0.4	9.4																					
t _{PZL}	OE	Α	4.9	1.4	9.6	1.1	9.5	0.7	9.4	0.4	9.4	ns																				
t _{PZH}	ŌĒ	В	4.5	1.4	9.6	1.1	7.7	0.9	5.8	0.9	5.6	20																				
t _{PZL}	OE	В	4.5	1.4	9.6	1.1	7.7	0.9	5.8	0.9	5.6	ns																				
t _{PHZ}	ŌĒ	А	5.6	1.8	10.2	1.5	10.2	1.3	10.2	1.6	10.2	20																				
t _{PLZ}	OE	A	5.6	1.8	10.2	1.5	10.2	1.3	10.2	1.6	10.2	ns																				
t _{PHZ}	OF	В	5.2	1.9	10.3	1.9	9.1	1.4	7.4	1.2	7.6	20																				
t _{PLZ}	OE	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ E	В	5.2	1.9	10.3	1.9	9.1	1.4	7.4	1.2	7.6	ns

SN74AVC4T245 4-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES576C-JUNE 2004-REVISED JUNE 2007

Switching Characteristics

over recommended operating free-air temperature range, V_{CCA} = 1.8 V \pm 0.15 V (see Figure 1)

PARAMETER	FROM (INPUT)	-	-	_	TO (OUTPUT)	V _{CCB} = 1.2 V	V _{CCB} = ± 0.1		V _{CCB} = ± 0.1	: 1.8 V I5 V	V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		UNIT								
	(INPUI)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX												
t _{PLH}	А	В	2.9	0.1	6	0.1	4.9	0.1	3.9	0.3	3.9	no											
t _{PHL}	A	Б	2.9	0.1	6	0.1	4.9	0.1	3.9	0.3	3.9	ns											
t _{PLH}	В	А	3	0.6	5.3	0.5	4.9	0.3	4.6	0.3	4.5	ns											
t _{PHL}	ь	A	3	0.6	5.3	0.5	4.9	0.3	4.6	0.3	4.5	115											
t _{PZH}	ŌĒ	Α	4.4	1	7.4	1	7.3	0.6	7.3	0.4	7.2	no											
t _{PZL}	OE	A	4.4	1	7.4	1	7.3	0.6	7.3	0.4	7.2	ns											
t _{PZH}	ŌĒ	В	4.1	1.2	9.2	1	7.4	0.8	5.3	0.8	4.6	no											
t _{PZL}	OE	Б	4.1	1.2	9.2	1	7.4	0.8	5.3	0.8	4.6	ns											
t _{PHZ}	ŌĒ	А	5.4	1.6	8.6	1.8	8.7	1.3	8.7	1.6	8.7	no											
t _{PLZ}	OE	A	5.4	1.6	8.6	1.8	8.7	1.3	8.7	1.6	8.7	ns											
t _{PHZ}	ŌĒ	ŌĒ	В	5	1.7	9.9	1.6	8.7	1.2	6.9	1	6.9	no										
t _{PLZ}			ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	D	5	1.7	9.9	1.6	8.7	1.2	6.9	1

Switching Characteristics

over recommended operating free-air temperature range, V_{CCA} = 2.5 V \pm 0.2 V (see Figure 1)

	•			OOA		,	•	,												
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V	V _{CCB} = ± 0.7	1.5 V I V	V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		UNIT								
		(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX									
t _{PLH}	۸	В	2.8	0.1	5.7	0.1	4.6	0.2	3.5	0.1	3.6	20								
t _{PHL}	Α	В	2.8	0.1	5.7	0.1	4.6	0.2	3.5	0.1	3.6	ns								
t _{PLH}	В	Α	2.7	0.6	4.2	0.4	3.9	0.2	3.4	0.2	3.3	20								
t _{PHL}	Б	A	2.7	0.6	4.2	0.4	3.9	0.2	3.4	0.2	3.3	ns								
t _{PZH}	ŌĒ	^	4	0.7	6.5	0.7	5.2	0.6	4.8	0.4	4.8									
t_{PZL}	OE	Α	4	0.7	6.5	0.7	5.2	0.6	4.8	0.4	4.8	ns								
t _{PZH}	ŌĒ	В	3.8	0.9	8.8	0.8	7	0.6	4.8	0.6	4	20								
t_{PZL}	OE	Б	3.8	0.9	8.8	0.8	7	0.6	4.8	0.6	4	ns								
t _{PHZ}	ŌĒ	A	4.7	1	8.4	1	8.4	1	6.2	1	6.6	20								
t _{PLZ}	OE	A	4.7	1	8.4	1	8.4	1	6.2	1	6.6	ns								
t _{PHZ}	OE	PHZ OE	В	4.5	1.5	9.4	1.3	8.2	1.1	6.2	0.9	5.2	20							
t _{PLZ}			ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	В	4.5	1.5	9.4	1.3	8.2	1.1	6.2	0.9

4-BIT DUAL-SUPPLY BUS TRANSCEIVER

WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS



SCES576C-JUNE 2004-REVISED JUNE 2007

Switching Characteristics

over recommended operating free-air temperature range, V_{CCA} = 3.3 V \pm 0.3 V (see Figure 1)

PARAMETER	FROM (INPUT)	_	_	TO (OUTPUT)	V _{CCB} = 1.2 V	V _{CCB} = ± 0.7		V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		UNIT															
	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX																		
t _{PLH}	А	В	2.9	0.1	5.6	0.1	4.5	0.1	3.3	0.1	2.9	ns																	
t _{PHL}	A	Ь	2.9	0.1	5.6	0.1	4.5	0.1	3.3	0.1	2.9	115																	
t _{PLH}	В	Α	2.6	0.6	4.2	0.4	3.4	0.2	3	0.1	2.8	ns																	
t _{PHL}	Ь	A	2.6	0.6	4.2	0.4	3.4	0.2	3	0.1	2.8	115																	
t _{PZH}	ŌĒ	Α	3.8	0.6	8.7	0.6	5.2	0.6	3.8	0.4	3.8	no																	
t _{PZL}	OE	A	3.8	0.6	8.7	0.6	5.2	0.6	3.8	0.4	3.8	ns																	
t _{PZH}	ŌĒ	В	3.7	0.8	8.7	0.6	6.8	0.5	4.7	0.5	3.8	no																	
t _{PZL}	OE	Ь	3.7	0.8	8.7	0.6	6.8	0.5	4.7	0.5	3.8	ns																	
t _{PHZ}	ŌĒ	Α	4.8	0.7	9.3	0.7	8.3	0.7	5.6	0.7	6.6	ns																	
t_{PLZ}	OL	^	4.8	0.7	9.3	0.7	8.3	0.7	5.6	0.7	6.6	115																	
t _{PHZ}	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	- OE	- OE	ŌĒ	ŌĒ	В	5.3	1.4	9.3	1.2	8.1	1	6.4	0.8	6.2	
t _{PLZ}																			ŌĒ	ŌĒ	ŌĒ	ŌĒ	B -	5.3	1.4	9.3	1.2	8.1	1

Operating Characteristics

T_A = 25°C

F	PARAME	TER	TEST CONDITIONS	V _{CCA} = V _{CCB} = 1.2 V	V _{CCA} = V _{CCB} = 1.5 V	V _{CCA} = V _{CCB} = 1.8 V	$V_{CCA} = V_{CCB} = 2.5 V$	$V_{CCA} = V_{CCB} = 3.3 V$	UNIT
	A += D	Outputs enabled		1	1	1	1.5	2	
C (1)	C _{pdA} ⁽¹⁾ B to A	Outputs disabled	$\begin{aligned} C_L &= 0, \\ f &= 10 \text{ MHz}, \\ t_r &= t_f = 1 \text{ ns} \end{aligned}$	1	1	1	1	1	pF
OpdA		Outputs enabled		12	12.5	13	14	15	рг
	D IO A	Outputs disabled		1	1	1	1	1	
	A to B	Outputs enabled		12	12.5	13	14	15	
C _{pdB} ⁽¹⁾	A to B	Outputs disabled	$C_{L} = 0,$	1	1	1	1	1	5E
OpdB	B to A	Outputs enabled	f = 10 MHz, $t_r = t_f = 1 \text{ ns}$	1	1	1	1	2	pF
	D 10 A	Outputs disabled		1	1	1	1	1	


⁽¹⁾ Power dissipation capacitance per transceiver

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

SCES576C-JUNE 2004-REVISED JUNE 2007

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $dv/dt \geq$ 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZI} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. V_{CCI} is the V_{CC} associated with the input port.
- I. V_{CCO} is the V_{CC} associated with the output port.

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

Figure 1. Load and Circuit and Voltage Waveforms





20-Jun-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74AVC4T245DGVRE4	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AVC4T245DGVRG4	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AVC4T245RGYRG4	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN74AVC4T245D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245DBR	PREVIEW	SSOP	DB	16	2000	TBD	Call TI	Call TI
SN74AVC4T245DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245DGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245DT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245DTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245DTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245PWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245PWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245PWTE4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245PWTG4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC4T245RGYR	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.



PACKAGE OPTION ADDENDUM

20-Jun-2007

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





Carrier tape design is defined largely by the component lentgh, width, and thickness.

Ao =	Dimension	designed	to	accommodate	the	component	width.
Bo =	Dímension	designed	to	accommodate	the	component	length.
Ko =	Dímension	designed	to	accommodate	the	component	thickness.
W = Overall width of the carrier tape.							
P = Pitch between successive cavity centers.							




TAPE AND REEL INFORMATION



PACKAGE MATERIALS INFORMATION

16-Jul-2007

Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC4T245DGVR	DGV	16	MLA	330	12	6.8	4.0	1.6	8	16	Q1
SN74AVC4T245DR	D	16	FMX	330	16	6.5	10.3	2.1	8	16	Q1
SN74AVC4T245PWR	PW	16	MLA	330	12	7.0	5.6	1.6	8	12	Q1
SN74AVC4T245RGYR	RGY	16	MLA	180	12	3.8	4.3	1.5	8	12	Q1




TAPE AND REEL BOX INFORMATION

Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN74AVC4T245DGVR	DGV	16	MLA	346.0	346.0	29.0
SN74AVC4T245DR	D	16	FMX	342.9	336.6	28.58
SN74AVC4T245PWR	PW	16	MLA	346.0	346.0	29.0
SN74AVC4T245RGYR	RGY	16	MLA	190.0	212.7	31.75



16-Jul-2007



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

D (R-PDSO-G16)


PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BB.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RGY (R-PQFP-N16)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated