

27LV512

512K (64K x 8) Low-Voltage CMOS EPROM


FEATURES

- · Wide voltage range 3.0V to 5.5V
- · High speed performance
 - -200ns access time available at 3.0V
- · CMOS Technology for low power consumption
 - -12mA Active current at 3.0V
 - -35mA Active current at 5.5V
 - -100μA Standby current
- · Factory programming available
- Auto-insertion-compatible plastic packages
- Auto ID™ aids automated programming
- · Separate chip enable and output enable controls
- · High speed "Express" programming algorithm
- Organized 64K x 8: JEDEC standard pinouts
 - -28-pin Dual-in-line package
 - -32-pin PLCC package
 - -28-pin SOIC package
 - -28-pin TSOP package
 - —Tape and reel
- · Available for the following temperature ranges:
 - -Commercial: 0° C to 70° C
 - -Industrial: -40° C to 85° C

DESCRIPTION

The Microchip Technology Inc. 27LV512 is a low-voltage (3.0 volt) CMOS EPROM designed for battery powered applications. The device is organized as a 64K x 8 (64K-Byte) non-volatile memory product. The 27LV512 consumes only 12mA maximum of active current during a 3.0 volt read operation therefore improving battery performance. This device is designed for very low-voltage applications where conventional 5.0 volt only EPROMS can not be used. Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 200ns at 3.0 volts. This device allows systems designers the ability to use low voltage non-volatile memory with today's low-voltage microprocessors and peripherals in battery powered applications.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC, SOIC, or TSOP packaging is available. Tape and reel packaging is also available for PLCC or SOIC packages.



| PIN FUNCTION TABLE | | | | | | | |
|--------------------|-----------------------------|--|--|--|--|--|--|
| Name | Function | | | | | | |
| A0 - A15 | Address Inputs | | | | | | |
| CE | Chip Enable | | | | | | |
| OE/VPP | Output Enable/ | | | | | | |
| | Programming Voltage | | | | | | |
| O0 - O7 | Data Output | | | | | | |
| Vcc | +3.0V To +5.5V Power Supply | | | | | | |
| Vss | Ground | | | | | | |
| NC | No Connection; No Internal | | | | | | |
| | Connection | | | | | | |
| NU | Not Used; No External | | | | | | |
| | Connection Is Allowed | | | | | | |

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Vcc and input voltages w.r.t. Vss-0.6V to +7.25V
VPP voltage w.r.t. Vss during
programming-0.6V to +14.0V
Voltage on A9 w.r.t. Vss-0.6V to +13.5V
Output voltage w.r.t. Vss ...-0.6V to Vcc + 1.0V
Storage temperature ...-65° C to 150° C
Ambient temp. with power applied ...-65° C to 125° C

Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION DC Characteristics

Vcc = 3.0V to 5.5V unless otherwise specified Commercial: Tamb= 0° C to 70° C Industrial: Tamb= -40° C to 85° C

Status Symbol Units Conditions Min **Parameter** Part* Max ۷н 2.0 ٧ Logic "1" Vcc+1 Input Voltages all Logic "0" VIL -0.5 8.0 ٧ VIN= 0 to VCC LI -10 μA all 10 input Leakage 2.4 ν IOH = -400μA Logic "1" Vон **Output Voltages** all Logic "0" Vol V lol = 2.1 mA0.45 -10 Vout = 0V to Vcc ΙLΟ μΑ Output Leakage all 10 ρF Vin = 0V; Tamb = 25° C; all CIN 6 Input Capacitance f = 1MHzCOUT 12 pF Vout = 0V:Tamb= 25° C: Output Capacitance all f = 1MHz Vcc = 5.5VPower Supply Current, C TTL input ICC1 35 @ 5.0V mΑ mA f = 1MHz; 12@3.0V Active OE/VPP= CE = VIL: TTL input loc2 45 @ 5.0V mΑ I lout = 0mA;mΑ 12 @ 3.0V VIL = -0.1 to 0.8 V;ViH= 2.0 to Vcc: Note (1) TTL input ICC(S)TTL 1@3.0V mΑ Power Supply Current, C TTL input ICC(S)TTL 2 @ 3.0V mΑ Standby CMOS input | Icc(s)cMos $\overline{CE} = Vcc \pm 0.2V$ all 100 @ 3.0V

Note: (1) Active current increases 2 mA per MHz up to operating frequency for all temperature ranges.

^{*} Parts: C = Commercial Temperature Range; I = Industrial Temperature Range

READ OPERATION AC Characteristics

AC Testing Waveform:

VIH = 2.4V and VIL = 0.45V; VOH = 2.0V VOL = 0.8V

Output Load:

1 TTL Load + 100pF


Input Rise and Fall Times: 10nsec

Ambient Temperature:

Commercial: Tamb = 0° C to 70° C

Industrial: Tamb = -40° C to 85° C

| Parameter | Sym 27LV512-20 | | 27LV512-25 | | 27LV512-30 | | Units | Conditions | |
|---|----------------|-----|------------|-----|------------|-----|-------|------------|---------------|
| | | Min | Max | Min | Max | Min | Max | | |
| Address to Output Delay | tacc | | 200 | | 250 | | 300 | ns | CE = OE = VIL |
| CE to Output Delay | tCE | | 200 | | 250 | | 300 | ns | OE = VIL |
| OE to Output Delay | toe | | 90 | | 100 | | 125 | ns | CE = VIL |
| CE or OE to O/P High Impedance | toff | 0 | 50 | 0 | 50 | 0 | 50 | ns | |
| Output Hold from Address CE or OE, whichever goes first | toн | 0 | | 0 | | 0 | | ns | |



PROGRAMMING DC Characteristics

Ambient Temperature: 25° C ±5° C

 $VCC = 6.5V \pm 0.25V$, $\overline{OE}/VPP = VH = 13.0V \pm 0.25V$

| Parameter | Status | Symbol | Min | Max | Units | Conditions |
|-------------------------------|------------------------|------------|-------------|--------------|-------|-----------------------------|
| Input Voltages | Logic "1" Logic "0" | VIH VIL | 2.0 -0.1 | Vcc+1 0.8 | V V | |
| Input Current (all inputs) | | łLı | -10 | 10 | μА | VIN = 0V to VCC |
| Output Voltages | Logic "1" Logic "0" | Voh Vol | 2.4 | 0.45 | << | IOH = -400μA IOL = 2.1mA |
| /cc Current, program & verify | | ICC2 | | 35 | mA | Note (1) |
| DE/VPP Current,program | | IPP2 | | 25 | mA | CE = VIL |
| A9 Product Identification | | Vн | 11.5 | 12.5 | ٧ | |

Note: (1) Vcc must be applied simultaneously or before the VPP voltage on $\overline{\text{OE}}/\text{VPP}$ and removed simultaneously or after the VPP voltage on $\overline{\text{OE}}/\text{VPP}$.

PROGRAMMING AC Characteristics

AC Testing Waveform: VIH = 2.4V and VIL = 0.45V; VOH = 2.0V; VOL = 0.8V


Ambient Temperature: 25° C ±5° C

for Program, Program Verify Vcc = $6.5V \pm 0.25V$, OE/VPP = VH = $13.0V \pm 0.25V$ and Program Inhibit Modes

| Parameter | Symbol | Min | Max | Units | Remarks |
|-------------------------------------|--------|-----|-----|-------|---------------|
| Address Set-Up Time | tas | 2 | | μs | |
| Data Set-Up Time | tos | 2 | | μs | |
| Data Hold Time | tDH | 2 | | μs | |
| Address Hold Time | tah | 0 | | μs | |
| Float Delay (2) | tor | 0 | 130 | ns | |
| Vcc Set-Up Time | tvcs | 2 | | μs | |
| Program Pulse Width (1) | tpw | 95 | 105 | μs | 100μs typical |
| CE Set-Up Time | tces | 2 | | μs | |
| OE Set-Up Time | toes | 2 | | μs | |
| OE Hold Time | toeh | 2 | | μs | |
| OE Recovery Time | tor | 2 | | μs | |
| OE/VPP Rise Time During Programming | tPRT | 50 | | ns | |

Notes: (1) For Express algorithm, initial programming width tolerance is $100\mu sec \pm 5\%$.

(2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).



MODES

| Operation Mode | CE | OE/VPP | A9 | O0 - O7 |
|-----------------|-----|--------|----|--------------|
| Read | VIL | VIL | х | Dout |
| Program | VIL | VH | X | DIN |
| Program Verify | VIL | ViL | Х | DOUT |
| Program Inhibit | VIH | VH | X | High Z |
| Standby | ViH | × | х | High Z |
| Output Disable | VIL | VIH | X | High Z |
| Identity | VIL | VIL | Vн | Identity Coc |

X = Don't Care

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- a) the CE pin is low to power up (enable) the chip
- b) the $\overline{\text{OE}}/\text{VPP}$ pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time (tAcc) is equal to the delay from \overline{CE} to output (tCE). Data is transferred to the output after a delay (tOE) from the falling edge of \overline{OE} /VPP.

Standby Mode

The standby mode is defined when the \overline{CE} pin is high and a program mode is not identified.

Output Enable OE/VPP

This multifunction pin eliminates bus contention in microprocessor based systems in which multiple devices may drive the bus. The outputs go into a high impedance state when:

• the OE/VPP pin is high (VIH).

When a VH input is applied to this pin, it supplies the programming voltage (VPP) to the device.

Programming Mode

The Express algorithm has been developed to improve on the programming throughput times in a production environment. Up to ten 100-microsecond pulses are applied until the byte is verified. A flowchart of the Express algorithm is shown in Figure 1.

Programming takes place when:

- a) Vcc is brought to the proper voltage,
- b) OE/VPP is brought to the proper VH level, and
- c) CE line is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0 - A15 and the data to be programmed is presented to pins O0 - O7. When data and address are stable, a low going pulse on the \overline{CE} line programs that location.

Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) Vcc is at the proper level,
- b) the OE/VPP pin is low, and
- c) the CE line is low.

Inhibit


When programming multiple devices in parallel with different data, only \overline{CE} needs to be under separate control to each device. By pulsing the \overline{CE} line low on a particular device, that device will be programmed; all other devices with \overline{CE} held high will not be programmed with the data (although address and data will be available on their input pins).

Identity Mode

In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc and the device type. This mode is entered when Pin A9 is taken to VH (11.5V to 12.5V). The $\overline{\text{CE}}$ and $\overline{\text{OE}}/\text{VPP}$ lines must be at VIL. A0 is used to access any of the two nonerasable bytes whose data appears on O0 through O7.

| Pin — | Input | Output | | | | | | | | |
|------------------------------|------------|--------|--------|--------|-----|--------|-----|---|-----|-------------|
| Identity | A 0 | O 7 | O 6 | O 5 | 0 4 | O 3 | 0 2 | 0 | 0 0 | H e x |
| Manufacturer Device Type* | VIL VIH | 0 | 0 | 1 | 0 0 | 1 | 0 | 0 | 1 | 29 0D |

^{*} Code subject to change.



SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

